Chapter 7. Basic Processing Unit

Slides:



Advertisements
Similar presentations
Arithmetic Logic Unit (ALU)
Advertisements

CS1104: Computer Organisation School of Computing National University of Singapore.
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Computer Architecture
MICROPROGRAM CONTROL.
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
Chapter 7. Basic Processing Unit
Basic Processing Unit (Week 6)
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
Chapter 7 Processing Unit
Chapter 5 Basic Processing Unit
Multiple-bus organization
EXECUTION OF COMPLETE INSTRUCTION
Computer Architecture Lecture 09 Fasih ur Rehman.
Execution of an instruction
Microprogrammed Control Chapter11:. Two methods for generating the control signals are: 1)Hardwired control o Sequential logic circuit that generates.
In1210/01-PDS 1 TU-Delft The Processing Unit. in1210/01-PDS 2 TU-Delft Problem f y ALU y Decoder a instruction Reg ?
Lecture 15 Microarchitecture Level: Level 1. Microarchitecture Level The level above digital logic level. Job: to implement the ISA level above it. The.
Chapter 3 Basic Processing Unit.
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Functions of Processor Operation Addressing modes Registers i/o module interface Memory module interface Interrupts.
Basic Concepts Microinstructions The control unit seems a reasonably simple device. Nevertheless, to implement a control unit as an interconnection of.
Controller Implementation
Control Unit Design.
Computer Organization and Architecture + Networks
Control Unit Operation
Control Unit Lecture 6.
Micro-programmed Control
Computer Organization
Chap 7. Register Transfers and Datapaths
Micro-Operations A computer executes a program Fetch/execute cycle
William Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture 7th Edition
Overview Control Memory Comparison of Implementations
Chapter 15 Control Unit Operation
Micro-programmed Control Unit
MICROPROGRAMMED CONTROL
INDEX UNIT-III PPT SLIDES
UNIT 4 Control Unit. UNIT 4 Control Unit Single CPU Bus CPU Bus MUX Temp PC R0 R(n-1) Instruction Decoder IR MAR MDR Z Y ALU Carry In Address Lines.
Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.
Functional Units.
Computer Organization “Central” Processing Unit (CPU)
Computer Organization and Design
Controller Implementation--Part II
Some Fundamental Concepts
Control Unit Introduction Types Comparison Control Memory
Processor Organization and Architecture
William Stallings Computer Organization and Architecture 7th Edition
MICROPROGRAMMED CONTROL
Chapter 7. Basic Processing Unit
BIC 10503: COMPUTER ARCHITECTURE
Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations.
William Stallings Computer Organization and Architecture 8th Edition
Computer Architecture
Chapter 14 Control Unit Operation
Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.
ECE 352 Digital System Fundamentals
ECE 352 Digital System Fundamentals
Basic Processing Unit UNIT-5.
MICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL
William Stallings Computer Organization and Architecture
Presentation transcript:

Chapter 7. Basic Processing Unit

Overview Instruction Set Processor (ISP) Central Processing Unit (CPU) A typical computing task consists of a series of steps specified by a sequence of machine instructions that constitute a program. An instruction is executed by carrying out a sequence of more rudimentary operations.

Some Fundamental Concepts

Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered. Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC). Instruction Register (IR)

Executing an Instruction Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase). IR ← [[PC]] Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase). PC ← [PC] + 4 Carry out the actions specified by the instruction in the IR (execution phase).

Processor Organization MDR HAS TWO INPUTS AND TWO OUTPUTS Datapath Textbook Page 413

Executing an Instruction Transfer a word of data from one processor register to another or to the ALU. Perform an arithmetic or a logic operation and store the result in a processor register. Fetch the contents of a given memory location and load them into a processor register. Store a word of data from a processor register into a given memory location.

Register Transfers B A Z ALU Y in out R i b us Internal processor Constant 4 MUX Figure 7.2. Input and output gating for the registers in Figure 7.1. Select

Figure 7.3. Input and output gating for one register bit. Register Transfers All operations and data transfers are controlled by the processor clock. Figure 7.3. Input and output gating for one register bit.

Performing an Arithmetic or Logic Operation The ALU is a combinational circuit that has no internal storage. ALU gets the two operands from MUX and bus. The result is temporarily stored in register Z. What is the sequence of operations to add the contents of register R1 to those of R2 and store the result in R3? R1out, Yin R2out, SelectY, Add, Zin Zout, R3in

Fetching a Word from Memory Address into MAR; issue Read operation; data into MDR. Figure 7.4. Connection and control signals for register MDR.

Fetching a Word from Memory The response time of each memory access varies (cache miss, memory-mapped I/O,…). To accommodate this, the processor waits until it receives an indication that the requested operation has been completed (Memory-Function-Completed, MFC). Move (R1), R2 MAR ← [R1] Start a Read operation on the memory bus Wait for the MFC response from the memory Load MDR from the memory bus R2 ← [MDR]

Timing MAR ← [R1] Assume MAR is always available on the address lines of the memory bus. Start a Read operation on the memory bus Wait for the MFC response from the memory Load MDR from the memory bus R2 ← [MDR]

STORING A WORD IN MEMORY Desired Address is loaded into MAR. Data to be written are loaded onto MDR. Write command is issued. Move R2,(R1) R1out,MARin R2out,MDRin,Write MDRoutE,WMFC

Execution of a Complete Instruction Add (R3), R1 Fetch the instruction Fetch the first operand (the contents of the memory location pointed to by R3) Perform the addition Load the result into R1

Architecture B A Z ALU Y in out R i b us Internal processor Constant 4 MUX Figure 7.2. Input and output gating for the registers in Figure 7.1. Select

Execution of a Complete Instruction Add (R3), R1

Execution of Branch Instructions A branch instruction replaces the contents of PC with the branch target address, which is usually obtained by adding an offset X given in the branch instruction. The offset X is usually the difference between the branch target address and the address immediately following the branch instruction. Conditional branch

Execution of Branch Instructions Step Action 1 PC , MAR , Read, Select4, Add, Z out in in 2 Z , PC , Y , WMF C out in in 3 MDR , IR out in 4 Offset-field-of-IR , Add, Z out in 5 Z , PC , End out in Figure 7.7. Control sequence for an unconditional branch instruction.

Conditional branch: We check status of condition codes before loading new value into the PC. Branch on negative(branch<0) instruction in step4 is replaced with Offset-field-of-IRout, Add, Zin, if N=0 then End Thus if N=0 processor returns to step1 after step4. If N=1, step5 is performed to load new value into PC, thus performing branch operation.

Multiple-Bus Organization

Multiple-Bus Organization Add R4, R5, R6 Step Action 1 PC , R=B, MAR , Read, IncPC out in 2 WMF C 3 MDR , R=B, IR outB in 4 R4 , R5 , SelectA, Add, R6 , End outA outB in Figure 7.9. Control sequence for the instruction. Add R4,R5,R6, for the three-bus organization in Figure 7.8.

Quiz What is the control sequence for execution of the instruction Add R1, R2 including the instruction fetch phase? (Assume single bus architecture)

Hardwired Control

Overview To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence. Two categories: hardwired control and microprogrammed control Hardwired system can operate at high speed; but with little flexibility.

Control Unit Organization CLK Control step Clock counter External inputs Decoder/ IR encoder Condition codes Control signals Figure 7.10. Control unit organization.

Detailed Block Description

Generating Zin Zin = T1 + T6 • ADD + T4 • BR + … Branch Add T T 4 6 T 1 Figure 7.12. Generation of the Zin control signal for the processor in Figure 7.1.

Generating End End = T7 • ADD + T5 • BR + (T5 • N + T4 • N) • BRN +…

A Complete Processor

Microprogrammed Control

Overview Control signals are generated by a program similar to machine language programs. Control Word (CW); microroutine; microinstruction

Overview

Control Word Word whose individual bits represent various control signals. Each of the control steps in control sequence of instruction defines unique combination of 1’s and 0’s in the CW Select y--- select=0 Select 4----select=1 Sequence of CW’s corresponding to control sequence is microroutine. Individual control words in microroutine is called microinstructions.

Microroutines for all instructions are stored in control store. Control unit generates control sgls by sequentially reading CW’s from control store. For sequential reading micro program counter is used. Every time a new instruction is loaded into IR, the o/p of the block labeled starting address generator is loaded into microprogrammed counter (MPC). MPC is then automatically incremented by clock causing successive microrutines to be read from control store.

Overview Control store One function cannot be carried out by this simple organization.

The previous organization cannot handle the situation when the control unit is required to check the status of the condition codes or external inputs to choose between alternative courses of action. In hardwired control it is handled by logic function End=T7.ADD+T5.BR+(T5.N+T4.rev-N).BRN+…. In encoder circuitry. In microprogram control , we use conditional branch microinstructions(specify branch address, external i/p,condition codes---to be checked as a condtion for branching to take place)

Use conditional branch microinstruction. After loading this into IR, a branch microinstruction transfers control to corresponding microroutine Which is assumed to start at 25 in control store. This address is o/p of starting address generator. Microinstruction at loc-25 test N bit. If N=0 branch to 0 to fetch new instruction. Otherwise loc-26 is executed to put branch address into reg-Z and then into PC Address Microinstruction PC , MAR , Read, Select4, Add, Z out in in 1 Z , PC , Y , WMF C out in in 2 MDR , IR out in 3 Branch to starting address of appropriate microroutine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 If N=0, then branch to microinstruction 26 Offset-field-of-IR , SelectY, Add, Z out in 27 Z , PC , End out in Figure 7.17. Microroutine for the instruction Branch<0.

Overview Figure 7.18. Organization of the control unit to allow External inputs Starting and Condition IR branch address codes generator Clock m P C Control CW store Figure 7.18. Organization of the control unit to allow conditional branching in the microprogram.

Starting and Branch address generator block loads new address into MPC when microinstruction instructs it to do so. I/P’s to this block are External i/p’s and CC,IR. MPC is incremented every time a new microinstruction is fetched from microprogram memory except in following situations When a new instruction is loaded into IR, MPC is loaded with starting address of micro-routine for that instruction When Branch microinstruction is encountered and branch condition is satisfied, MPC is loaded with branch address. When END microinstruction is encountered, MPC is loaded with address of 1st CW in microroutine-fetch cycle.

Microinstructions A straightforward way to structure microinstructions is to assign one bit position to each control signal. However, this is very inefficient. The length can be reduced: most signals are not needed simultaneously, and many signals are mutually exclusive(gating contents of 2 reg to bus same time-not possible,read/write to memory at same time-not possible). All mutually exclusive signals are placed in the same group in binary coding. 4 bits to represent 16 functions in ALU. Reg-o/p control sgls-Pcout,MDRout,Zout, offsetout, R0out,R1out,R2out,R3out and TEMPout---placed in 1group…selected by 4bit code.

Partial Format for the Microinstructions What is the price paid for this scheme?

Further Improvement Enumerate the patterns of required signals in all possible microinstructions. Each meaningful combination of active control signals can then be assigned a distinct code. Vertical organization(highly encoded scheme)-slower operating speed. Horizontal organization(minimally encoded scheme)-higher operating speed is desired

Microprogram Sequencing If all microprograms require only straightforward sequential execution of microinstructions except for branches, letting a μPC governs the sequencing would be efficient. However, two disadvantages: Having a separate microroutine for each machine instruction results in a large total number of microinstructions and a large control store. Longer execution time because it takes more time to carry out the required branches. Example: Add src, Rdst Four addressing modes: register, autoincrement, autodecrement, and indexed (with indirect forms).

- Bit-ORing - Wide-Branch Addressing - WMFC

Add src,Rdst Source operand can be specified in any addressing mode: register,autoincrement,autodecrement and indexed as well as in indirect forms of 4 modes. Each box represents microinstruction that controls transfers and operations indicated within box. Microinstruction at address indicated by octal number above upper right hand corner of box. Point labelled “alpha”—necessary to choose b/w actions required by direct and indirect addressing modes. Indirect mode-microinstruction at 170 is performed to fetch operand from memory. Direct mode-Loc-171 is performed.

Wide Branch Addressing Wide branch occurs at 003. Instruction decoder generates starting address of micro-routine loaded into IR. Register IR contains ADD instruction, Instr-decoder generates microinstruction address 101. But it cannot be loaded into MPC. Source operand of ADD can be specified in any addressing modes. Bit OR-ing should change 101 to any one of 161,141,121,101,111 depending on addressing mode used in instruction.

Use of WMFC WMFC issued at 112—which causes branch to 171. Combining 2opns introduces pblm. WMFC may take several clk cycles to complete. If branch allowed to happen at 1st clk cycle, microinstruction at 171 would be fetched and executed prematurely. To avoid this pblm, branch must not take place until memory transfer in progress is completed. WMFC sgl must inhibit any change in contents of MPC during waiting period.

Autoincrement mode-detailed examination Add (Rsrc)+,Rdst Instruction has 3 bit field to specify addressing mode for source operand. Bit patterns 11,10,01,00 located in bits 10 and 9 denote indexed,autodecrement,autoincrement, register mode. Bit-8 specify indirect version. Processor has 16 registers.(4 bit code) Source operand is specified using mode field. Register indicated by bits 7 thro 4. Destination operand is in register(bits 3 thro 0)

101 (from Instruction decoder); Mode Contents of IR OP code 1 Rsrc Rdst 11 10 8 7 4 3 Address Microinstruction (octal) 000 PC , MAR , Read, Select 4 , Add, Z out in in 001 Z , PC , Y , WMFC out in in 002 MDR , IR out in 003 m Branch { m PC ¬ 101 (from Instruction decoder); m PC ¬ [IR ]; m PC ¬ [IR ] × [IR ] × [IR ]} 5,4 10,9 3 10 9 8 121 Rsrc , MAR , Read, Select4, Add, Z out in in 122 Z , Rsrc out in 123 m Branch { m PC ¬ 170; m PC ¬ [IR 8 ]}, WMFC 170 MDR , MAR , Read, WMFC out in 171 MDR , Y out in 172 Rdst , SelectY , Add, Z out in 173 Z , Rdst , End out in Figure 7.21. Microinstruction for Add (Rsrc)+,Rdst. Note: Microinstruction at location 170 is not executed for this addressing mode.

Microinstructions with Next-Address Field The microprogram we discussed requires several branch microinstructions, which perform no useful operation in the datapath. A powerful alternative approach is to include an address field as a part of every microinstruction to indicate the location of the next microinstruction to be fetched. Pros: separate branch microinstructions are virtually eliminated; few limitations in assigning addresses to microinstructions. Cons: additional bits for the address field (around 1/6)

Microinstructions with Next-Address Field

Implementation of the Microroutine

bit-ORing

Further Discussions Prefetching Emulation