Combinational Circuit Design

Slides:

Advertisements

Similar presentations

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison

Advertisements

Topics Electrical properties of static combinational gates:

Transmission Gate Based Circuits

CSET 4650 Field Programmable Logic Devices

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.

Chapter 09 Advanced Techniques in CMOS Logic Circuits

Combinational circuits Lection 6

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Introduction to CMOS VLSI Design Circuit Families.

Circuit Families Adopted from David Harris of Harvey Mudd College.

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Digital Integrated Circuits for Communication

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 10.1 EE4800 CMOS Digital IC Design & Analysis Lecture 10 Combinational Circuit Design Zhuo Feng.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE 447 VLSI Design Lecture 8: Circuit Families.

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.

CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.

Introduction to CMOS VLSI Design Lecture 9: Circuit Families

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

CMOS LOGIC STRUCTURE. 1.CMOS COMPLEMENTARY LOGIC CMOS is a tech. for constructing IC. CMOS referred to as Complementary Symmetry MOS(COS-MOS) Reason:

Lecture 08: Pass Transistor Logic

Lecture 10: Circuit Families

Logic Families There are several different families of logic gates. Each family has its capabilities and limitations, its advantages and disadvantages.

Logic Families.

COMP541 Transistors and all that… a brief overview

Digital Integrated Circuits A Design Perspective

Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.

Digital Integrated Circuits for Communication

COMP541 Transistors and all that… a brief overview

The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.

Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03

IV UNIT : GATE LEVEL DESIGN

Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.

Pass-Transistor Logic

Digital CMOS Logic Circuits

SEQUENTIAL LOGIC -II.

Prof. Vojin G. Oklobdzija

Lecture 4 EGRE 254 1/26/09.

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

ENG2410 Digital Design “CMOS Technology”

Digital Integrated Circuits 17: CMOS III: Design and Scaling

ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Chapter 6 (II) Designing Combinational Logic Circuits (II)

Lecture 10: Circuit Families

COMBINATIONAL LOGIC.

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

Day 23: November 2, 2012 Pass Transistor Logic: part 2

Dual Mode Logic An approach for high speed and energy efficient design

Day 27: November 6, 2013 Dynamic Logic

CSET 4650 Field Programmable Logic Devices

Circuit Characterization and Performance Estimation

COMBINATIONAL LOGIC DESIGN

Day 25: November 7, 2011 Registers

Chapter – 2 Logic Families.

Day 21: October 29, 2010 Registers Dynamic Logic

Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic

Lecture 10: Circuit Families

COMP541 Transistors and all that… a brief overview

COMBINATIONAL LOGIC - 2.

COMBINATIONAL LOGIC - 3.

ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

Combinational Circuit Design Chapter 6 Combinational Circuit Design

Compound Gates

Asymmetric Gates To optimize for the input-to-output delay Cap on the input A is (2+4/3)=10/3 Logical effort=(10/3)/3=10/9 Better than Normal NAND gates (4/3) To optimize for the input-to-output delay

Pseudo-nMOS works well for wide NOR structures than NAND structures HW. 6.19

Cascade Voltage Switch Logic (CSVL) Advantages: 1. Without the static power consumption 2. Due to logic with nMOS, the speed can be improved 3. The input capacitance is reduced 4. Require the complement logic HW. 6.26

Dynamic Circuits

To ovoid error contention during precharge phase Footed and Unfooted DG To ovoid error contention during precharge phase

Dynamic Gates Advantages: 1.Zero static power consumption 2. Fastest circuit family Disadvantages: Require Clocking Consume dynamic power consumption 3. Sensitive to noise

Problems of Dynamic Gates

Inherent non-inverting Domino Gates Inherent non-inverting

DG suffers from charge leakage on the dynamic node. Keepers DG suffers from charge leakage on the dynamic node. Keeper is a weak MOS that holds the output at the correct level when it floats.

Charge Sharing of DG

NP Domino Gates

Pass-Transistor Circuits

CMOS TG

Threshold Drops

Ratio Failures Weak transistor must be sufficiently small that the output level falls below VIL of the next stage

Charge Sharing

Power Supply Noise IR drop and di/dt noise cause noise margin problems and degrade delay margins

Back-gate Coupling Resulting in a droop on the dynamic node X

Sense Amplifier