DUT vs DIA Device Under Test vs Device In Action

Slides:



Advertisements
Similar presentations
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
Advertisements

Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
BASIC LAWS Ohm’s Law Kirchhoff’s Law Series resistors & voltage division Parallel resistors & current division Source Transformation Y -  transformation.
Janelle Yong SACNAS Community Day October 29, 2011.
ECE 265 – LECTURE 13 Interface to switches and LEDs 7/3/ ECE265.
Circuits Series and Parallel. Series Circuits Example: A 6.00 Ω resistor and a 3.00 Ω resistor are connected in series with a 12.0 V battery. Determine.
An Inverting Amplifier. Op Amp Equivalent Circuit The differential voltage v d = v 2 – v 1 A is the open-loop voltage gain v2v2 v1v1 An op amp can be.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Series-Parallel Circuits
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Lesson 5: Series-Parallel Circuits
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
Lesson 6: Current Sources Source Conversion
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
Interconnect Terminal Mapping Figures 30 Sep
Voltage Divider Circuits Input transducers Input transducers are devices that convert a change in physical conditions (for example, temperature) into a.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
OPERATIONAL AMPLIFIERS + - Presented by D.Satishkumar Asst. Professor, Electrical & Electronics Engineering
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
How to use S-parameter data files in ADS
IBIS 6.2 Editorial Resolutions
Diode Detector Simulation, Design and Measurement
THEVENIN’S & NORTON’S THEOREM AND MAXIMUM POWER TRANSFER THEOREM
Lesson 7: Current Sources / Source Conversion
Diode Detector Simulation, Design and Measurement
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
Generating Circuit Equations
555 Timer Integrated Circuit.
1. Referring to the figure below
INC 112 Basic Circuit Analysis
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
One Thing at a Time Series Circuits.
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Walter Katz Signal Integrity Software, Inc. September 10, 2019
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

DUT vs DIA Device Under Test vs Device In Action Walter Katz Signal Integrity Software, Inc. IBIS ATM January 26, 2016

IBIS Describes DUT The DUT die shows all of the available power and ground pin reference voltage terminals.  For many buffers, only one power pin and one common ground pin terminal are used.  The absolute GND pin is the reference for the V_fixture voltage and the package model equivalent network.  It can also serve as a reference for C_comp, unless C_comp is optionally split into component attached to the other reference voltages. 2

Device In Action VDD PAD VSS All IBIS measurement rules used to evaluate the actual operation of a device in action in a complete system shall apply to the value of the voltage between the PAD and VSS terminals shown below. The ground terminal shall be used as a reference for C_comp, unless C_comp is optionally split into component attached to the other reference voltages. This is the unstated rule for the most common IBIS model that has just one power pin and one ground pin terminal. Rules for other cases need to be clearly defined. VDD PAD VSS 3

A Suggested Change The DUT die shows all of the available power and ground pin reference voltage terminals. For many buffers, only one power pin and one common ground pin terminal are used. The absolute GND pin is the reference for the V_fixture voltage and the package model equivalent network. It can also serve as a reference for C_comp, unless C_comp is optionally split into component attached to the other reference voltages. The DUT die shows all of the available power and ground pin reference voltage terminals. For [Model]s that do not specify [Pulldown Reference] or [GND Clamp Reference] then the reference for the V_fixture voltage shall be a ground pin for that [Model] under test as specified in the [Pin Mapping] section or a common ground pin. In this case, C_comp shall be connected to this ground pin or common ground pin. When [Pulldown Reference] or [GND Clamp Reference] is specified, then there is an DUT reference node generated by a circuit consisting of a resistor between this reference node and either [Pullup Reference] or [Power Clamp Reference] and a resistor between this reference node and either [Pulldown Reference] or [GND Clamp Reference] specified by new sub parameters R_DUT_puref, R_DUT_pcref, R_DUT_pdref and R_DUT_gcref. In this case, C_comp shall be connected to the [Pulldown Reference] pin if R_DUT_pdref is specified or the [GND Clamp Reference] pin if R_DUT_gcref is specified. 4

Conclusion IBIS rules used to describe measurement (or simulator) conditions required to make the Model sub parameters values should not be confused with how an IBIS model should be connected to the models of the system it is operating in. It is important to clearly define how IBIS models should be hooked up to models of the system it is connected to. Text is proposed to clarify test fixture reference for devices under test and how C_comp should be connected. 5