Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.

Slides:



Advertisements
Similar presentations
EELE 461/561 – Digital System Design
Advertisements

Note 2 Transmission Lines (Time Domain)
1 Designing for DVI General Applications Considerations.
Flex Circuit Design for CCD Application ECEN 5004 Jon Mah.
Michael Long– Eagle Project - Exhibit D-1 Plans/Drawings – Top View
ENE 428 Microwave Engineering
ENE 428 Microwave Engineering
Chapter 13 Transmission Lines
EKT 441 MICROWAVE Communications
Chapter Fourteen: Transmission Lines
On-chip inductance and coupling Zeynep Dilli, Neil Goldsman Thanks to Todd Firestone and John Rodgers for providing the laboratory equipment and expertise.
Chapter 3: Waveguides and Transmission Lines
Properties of Some Typical Substrate Materials
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Making the interconnections between the Slab component PCBs (“ASUs”) is.
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
July, 2003© 2003 by H.L. Bertoni1 I. Introduction to Wave Propagation Waves on transmission lines Plane waves in one dimension Reflection and transmission.
Printed Circuit Board Design
Controlled Impedance An introduction (No electronics background required)
Physical Layer B. Konkoth.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Prepared by: Ronnie Asuncion
Transmission lines.
Designing a Circularly Polarized Antenna for EagleSat Dadija Bliudzius Embry-Riddle Aeronautical University NASA Space Grant.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
CE 4228 Data Communications and Networking
Transmission Media No. 1  Seattle Pacific University Transmission Media: Wires, Cables, Fiber Optics, and Microwaves Based on Chapter 4 of William Stallings,
Lecture 6.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
PCB Layout Introduction
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
Temperature Rise in PCBs1 n Temperature rise in a conductor is related to the current flow and cross sectional area. n Must not exceed the safe operating.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
1 ELE5 COMMUNICATIONS SYSTEMS REVISION NOTES. 2 Generalised System.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
PCB Traces CK Cheng CSE Dept. UCSD 1. PCB Traces 2.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
© H. Heck 2008Section 5.21 Module 5:Advanced Transmission Lines Topic 2: Intersymbol Interference OGI EE564 Howard Heck.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Lecture 5.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
1 3. Data Transmission. Prof. Sang-Jo Yoo 2 Contents  Concept and Terminology  Analog and Digital Data Transmission  Transmission Impairments  Asynchronous.
Network Media. Copper, Optical, Fibre (Physical Layer Technologies) Introduction to Computer Networking.
ENE 428 Microwave Engineering
1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.
LUMPED ELEMENTS ECB 3211 – RF & Microwave Engineering Module - I SOURCE: RF & Microwave Handbook, CRC Press 1.
Elektronika Telekomunikasi, Sukiswo ST, MT 1 Design Dengan Microstrip Sukiswo
Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Smith Chart & Matching Anurag Nigam.
Printed Circuit Board Design
High-Speed Serial Link Layout Recommendations –
ENE 428 Microwave Engineering
Designing a Circularly Polarized Antenna for EagleSat
ob-fpc: Flexible printed circuits for the alice tracker
PIN DIODE.
Day 33: November 19, 2014 Crosstalk
High-Speed Serial Link Layout Recommendations –
First slides: Prof. Stojanovic, MIT Last slides: Prof. Dally, Stanford
Day 31: November 23, 2011 Crosstalk
Lattice (bounce) diagram
Computer Networks Topics: Twisted Pair and Fiber Optic Cable
Applied Electromagnetic Waves Notes 6 Transmission Lines (Time Domain)
Presentation transcript:

Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California

Sketch – End-on-trace Signal Problems at Ghz Data Rates. Performance improvements using SS Historical SS Manufacturing SS PCBs Improved Tolerances with SS Impedance Control Cost Savings Industry Applications Suspended Substrate(SS) embedded in PCBs

See Sketch of End-on trace A thin laminate with a single trace on the top side. Channels are milled in a bottom plate The dielectric under the trace is mostly air The laminate is like a bridge supporting the trace. The channel is like a valley that the bridge crosses A top plate with a Mirror-Image channel covers the bridge. The trace is like a coax with a length-wise dielectric supporting the center conductor Description of SS

Does the Layers of dielectric insulate ground layers from each other? No. At higher frequencies the thin dielectric creates a capacitance that ties them together. How are vias made if the dielectric around the trace is air? Dielectric material is pressed in at the vias to support the trace, pad and via. What is the effective dielectric constant? Er ~1.2 Frequent Asked Questions

DielectricFR4SS Dielectric Constant (Er) 41.1 Velocity =C/Sqrt(Er)C/2C Impedance K/Sqrt(Er)~5070 Constant W/H Tand Tand vs freqvaries.000 Dielectric Constant vs FreqVaries.000 Numbers and Formulas

Signal problems at Ghz Data Rates High Frequency attenuation of PCB traces. Degradation of state transitions (dispersion of signal edge) From attenuation of high frequency components The dielectric loss tangent Frequency dependency of loss tangent Skin effect From group delay (phase shift) versus frequency Frequency dependency of dielectric constant Frequency dependency of impedance variations (stubs etc.)

Signal problems at Ghz data rates Delay of path is about double the speed of light delay From the dielectric constant. Reflections from changes in impedance in the path. Impedance variations. Frequency dependence of stubs. Multiple reflections from several reflective points in path. Susceptibility to external and on-board error sources. Crosstalk EMI Eye pattern amplitude distortion and closure. Eye pattern jitter moves sampling point. Data errors.

Performance improvements using SS The dielectric constant is 1. The dielectric loss tangent is 0. Cross-talk and EMI is eliminated. No frequency dependency of dielectric. No manufacturing Variations in dielectric. Delay is only 10 percent greater than speed of light. Dielectric thickness tolerances are greatly reduced because very accurate rolled metal sets the thickness of the air.

Historical Suspended Substrate(SS) Suspended Substrate has been used in RF and Microwave applications. A thin substrate layer was sandwiched between the top and bottom conductive plates, with channels milled into these planes above and below the trace The trace was supported by the substrate layer enclosed in the top and bottom channels. Mechanically the substrate layer acts like a bridge carrying the trace through the channel The channel depth sets the air thickness and the impedance The structure is assembled using nuts and bolts. An end-on view of a trace resembles a coaxial structure.

Manufacturing Suspended Substrate PCBs Fab of Spacer Layer Milling Etching Stamping Drawing Suspended Substrate Vias Drill oversized holes in the metal planes Fill the oversized holes with dielectric – squeegee Laminate and process as usual. PCBs may combine Standard and Suspended Substrate layers

Improved Manufacturing Tolerances 1 Better impedance control than standard PCB SS depth tolerance is set by metal thickness and is accurate. FR4 dielectric thickness varies because of soft material. The dielectric constant of air is constant and does not vary, compared with standard materials which vary as much a 10%. The use of air dielectric provides a very low dielectric loss factor for high frequency, microwave and high speed digital signals up into the gigahertz and gigabit frequencies, compared to standard dielectric materials.

Improved Manufacturing Tolerances 2 The use of air dielectric provides the shortest time delay or the fastest transition time for a given trace length, compared to standard dielectric materials. Epoxy fiberglass material has a delay of approximately 2 X the free space velocity of light while this application of SS is approximately the free space velocity of light. Air dielectric also minimizes the dispersion of the transition of the signal from one voltage to another caused by frequency dependent dielectric losses and phase shift which are not present in air.

Improved Manufacturing Tolerances 3 The use of air dielectric increases the trace impedance for traces with the same width to height ratio by a factor of approximately 2. Alternatively stated, for a given impedance and trace width, the height may be reduced by a factor of approximately 2. Where a data-bus or non-synchronous signals share the same channel, the cross-talk from signal to signal within the same channel can be reduced by the use of an air dielectric and by reducing the height spacing of the trace to the metal plate compared to the cross-talk of a strip-line transmission line with the same impedance and the same spacing of traces.

Impedance Control Impedance control for SS is very Accurate From layer to layer From piece to piece From batch to batch, From location to location(X and Y) on the same laminate, in dielectric constant and loss factor Impedance Comparison Standard Impedance of 5 % vs 10% for FR4 Controlled Impedance of 2 % vs 7 percent for FR4.

Cost Savings The cost of impedance Control is much less No costly tight tolerance material needed. No costly special steps or handling needed.

Industry Applications ATE Loadboards Personal Computers High Speed serial busses Backplanes and Parallel data busses

ATE Loadboards ATE SS Load-boards and Test-boards saving tester time. Test Time for Semiconductors is limited by the signal delay in the test board. SS can cut the overall test time by up to 50 %. Half as many testers are needed for a given throughput. Testers cost between 1 and 5 million dollars

Personal Computers High-Speed Performance (Bench marks limited by) Internal speed of the microprocessor. Speed of the PCI bus (R/W storage and memory) SS doubles PCI bus speed Cross-talk between traces of the data bus.

High-Speed Serial Signals (Fibre Channel, GB Ethernet, Infiniband etc.) PCB attenuation and dispersion limit speeds to 4 GBS SS can extend the speed to 10 GBS SS allows longer bus lengths.

Backplanes and Parallel busses (Mother-board and Back-plane parallel busses) SS can eliminate the need for trace compensation Busses can be longer and faster. Crosstalk and external EMI are greatly reduced

Reduces High Frequency Attenuation Improves Dispersion of Signal Edge Reduces Path Delay Reduces EMI and Crosstalk Reduces Eye Closure(amplitude) Reduces Jitter Reduces Data Errors Summary of (SS) in PCBs