CCTC MFG Capabilities & Technology Roadmap

Slides:



Advertisements
Similar presentations
How to create a climate graph?. Step One: Draw on three axis.
Advertisements

Terminals & Connectors
R&D CIRCUITS Advanced Technology Products and Services
Incal Technology Burn-in Board Design and Board Manufacturing
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Multiplication Facts Review. 6 x 4 = 24 5 x 5 = 25.
2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt Time Money AdditionSubtraction.
2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt ShapesPatterns Counting Number.
Addition Facts
Who Wants To Be A Millionaire?
Who Wants To Be A Millionaire? Decimal Edition Question 1.
Learning to show the remainder
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
£1 Million £500,000 £250,000 £125,000 £64,000 £32,000 £16,000 £8,000 £4,000 £2,000 £1,000 £500 £300 £200 £100 Welcome.
1 New build-up technique with copper bump AGP Process.
O T F O R D T O O L & G A U G E C O M P A N Y L I M I T E D The Design and Manufacture of Mini Applicators O T F O R D T O O L & G A U G E C O M P A N.
What determines impedance ?
What determines impedance ?
Delphi Confidential Precision Bump Formation Mushroom type bump X-Sec laser ablate plated up bump Fabrication process.
Contents Capability-PCB Capability-FPC and RFPC
Sierra Proto Express Introducing our Micro Electronics Division.
EELE 461/561 – Digital System Design
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
Manufacturability Guidelines
SPACE PRODUCT ASSURANCE
Grounding Electrodes.
LINAC 4 Emittance Meter.
ENE 428 Microwave Engineering
Background and Capabilities Presentation : Elreha GmbH was established in Hockenheim, Germany, designing and manufacturing temperature controls.
Physical Media PHYSICAL MEDIA.
HDMI cables May 2009
Leaky Feeder Cable A distributed antenna solution for WiFi
DIMENSIONING AND TOLERANCING
4- 1 6/13/2014 Process Engineering Basics of Process Planning for computer implementation IE Manufacturing Systems Fall 2008 Dr. R. A. Wysk.
 Depth Into the earth Surface of the earth Distance along the fault plane 100 km (60 miles) Slip on an earthquake fault START.
Addition 1’s to 20.
Model and Relationships 6 M 1 M M M M M M M M M M M M M M M M
25 seconds left…...
Slippery Slope
Test B, 100 Subtraction Facts
1 Los Angeles World Airports | LAX Interim Runway Safety Improvement Project Update of Interim Safety Improvement Planning Presentation to Board of Airport.
We will resume in: 25 Minutes.
Partial Products. Category 1 1 x 3-digit problems.
PSSA Preparation.
Yellow Perch 001 Lake Michigan Date Collected: 12/16/2010 Total Length: 320 mm Thin Sectioned Sagittal Otolith Transmitted Light.
IPC-2221 Annular Ring Requirements
Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.
Manufacturers Profile Prototype, small to medium, quick turn production in Taiwan High volume production in China available Certificates : ISO/TS
Your PCB partner.
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
IPC Datum Features Datum features indicate the origin of a dimensional relationship between a toleranced feature and a designated feature or.
IPC Conductor Width and Thickness The width and thickness of conductors on the finished printed board shall be determined on the basis of the.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
IPC Land Requirements All lands and annular rings shall be maximized wherever feasible, consistent with good design practice and electrical.
Future HDI Project – Definition Stage
IPC-2222 Thermal Relief in Conductor Planes
Tel: 惠州市永隆电路有限公司 Wing Lung(Hui Zhou)PCB CO.,Ltd.
TYPE 1 HDI Boards Design Rule
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
IPC Conductive Material Requirements The minimum width and thickness of conductors on the finished board shall be determined primarily on the.
ASE ASE Flip-Chip Laminate Substrate Design ASE Flip-Chip Laminate Substrate Design Date : 07/15/03 Rev. H.
IPC Annular Ring Requirements An annular ring shall be required for all plated-through holes in Class 3 designs. The performance specifications.
HPS Motherboard Electronic Design
What determines impedance ?
2.1 DFM / 4L SBL FR4 RCC(80/12㎛) FR4(0.5t 1/1oz) (Unit : ㎛)
General Capability Parameters Feature Y2017 Y2018 Y2019 Standard
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

CCTC MFG Capabilities & Technology Roadmap 2010

CCTC Manufacturing Capabilities SIZE   Maximum Processed finish board size 22 X 16inch Average Processed finish board size 8 X 6inch Board Size Tolerance ±0.004inch Maximum Panel Size 24 X 24inch Minimum Panel Size 14 X 10inch THICKNESS Maximum Processed Thickness .250inch Average Processed Thickness .062inch Board Thickness Tolerance +/-10% Warp / Bow and Twist - Inch per Inch ≤0.5% LAYER CONSTRUCTION Maximum Processed Layer Count 28 Average Processed Layer Count 8 Minimum Dielectric Thickness (not including Microvia layers) .002inch Minimum Core Thickness 0.004inch Layer to Layer Registration .003inch Dielectric Tolerance Layer to Layer ±10%

Minimum Mechanically Drilled Hole size Preferred CCTC Manufacturing Capabilities ASPECT RATIO   Maximum Aspect Ratio - Plated Through Holes 10: 1 Maximum Aspect Ratio - Microvia Holes 1: 1 Minimum Drill Size - Mechanically Drilled holes prior to plating .008inch Minimum Mechanically Drilled Hole size Preferred .010inch  Smallest Finished PTH .006inch Smallest Finished PTH - Tolerance ±.002inch Nominal Finished PTH .023inch Nominal Finished PTH - Tolerance ±.003inch HOLE SIZE TOLERANCE PTH Standard PTH Compliant Pin NPTH True Position Tolerance

CONDUCTOR WIDTH   Minimum Inner Layer Width .003inch Typical Inner Layer Width .005inch Minimum Outer Layer Width Typical Outer Layer Width Minimum Trace on 3 oz base copper +/-.002 Minimum Trace on 4 oz base copper Minimum Trace on 5 oz base copper +/-.003 CONDUCTOR SPACE Minimum Inner Layer Space - Trace to Trace Typical Inner Layer Space - Trace to trace Minimum Outer Layer Space - Trace to Trace Typical Outer Layer Space - Trace to trace Minimum SMD Land Pattern Pitch 0.016inch CONTROLLED IMPEDANCE Impedance Typical - Value Ohms 50 , 75 , 100 Impedance Typical - Tolerance ±10% Maximum Impedance Capability - Value Ohms 150 Minimum Impedance Capability - Value Ohms 28 Maximum Impedance Capability - Tolerance ±20%(value < 50 Ohms) Minimum Impedance Capability - Tolerance ±8%(single ended impedance value > 100 Ohms) Impedance Modeling Tool (Type/Name) (I.e.True FieldSolver) Polar CITS25 Impedance Measurement Technique (Equipment/Type) Polar CITS500S Differential Impedance Measurement Technique (Equipment/Type)

CCTC Heavy Copper Capability Item Normal cap. Special Cap. Layer ≤8 5oz min. line/space Inner layer 16/16 mil 14/14 mil Outer layer (finish) 12/12 mil 10/10 mil 3oz min. line/space 8/8 mil 7/7 mil Line tolerance Inner 3OZ ±2 mil ±1.5 mil Inner 5OZ ±3 mil ±2.5 mil Min. Drill bit mm 20 mil 16 mil

CCTC Heavy Copper Capability Item Normal Cap. Special Cap. Min. copper clearance 3OZ ≥12mil 5OZ ≥15mil Inner layer annular ring (to drill bit) Inner 3OZ ≥9 mil ≥8mil Inner 5OZ ≥15 mil Dielectric Thickness Inner 3OZ、Copper density≥70% ≥0.15mm Inner 3OZ、35%≤copper density<70% 0.25mm ≥0.2mm

CCTC Heavy Copper Capability Item Normal capability Special capability Hole to Line mil ≥9mil ≥8mil Min. Legend width ≥5.5 5.0≤X<5.5 Min. Legend space ≥7.5 6≤X<7.5 Inner layer copper density Inner 3OZ ≥35% Inner 5OZ ≥80%

CCTC HDI Manufacturing Capabilities TECHNOLOGY   Buried Vias - Conventional YES Blind Vias - Conventional Blind Micro vias - How many sequential layers of Micro vias (one side) 3 Buried Micro vias (through an individual internal laminate) Buried Resistors - Omega N/A Buried Resistors – Printed Buried Capacitance Conductive Via Fill (CB100) Other Specify Flex (Layer Count) Rigid Flex

CCTC Manufacturing Capabilities LAMINATE MATERIALS Supplier FR4 Standard Di-Functional Tg = 180 - 185 Shengyi S1000-2, Isola HR370 FR4 Standard Multifunctional Tg = 170℃ Iteq , GW , Grace FR4 Tetra functional Tg = 140℃ Shengyi , GW , Grace Resin Coated Copper Tg = 140℃ LG Chemical Getek-Nelco-13 N/A Getek-Nelco-13 Equivalent Isola FR408HR Polyimide Arlon , Isola BT Epoxy Isola, MGC Cyanate Ester PTFE - Teflon Arlon Halogen Free Panasonic, Shengyi Rogers RO4350 Rogers Omega-Ply Mixed Dielectrics (specify) Rogers 4350/FR4 Metal Backed Substrates Metal Core

Basic Property Comparison for Various Material According to our experiments on lead free material, the experience during the PCB manufacturing and also the feedback from our customers during their assembly, we compared the general property parameters of various lead free material. Please refer to below table: Laminate Type LF HF Tg (℃) /DSC Td-5% (℃)/ TGA IPC-4101B Z-CTE/TMA T-260 (min)/TMA T-288 (min)/ TMA Dk/ 1MHz Df/ Fill Anti CAF Res sys a1/a2 ppm /℃) 50-260℃ Isola PCLFR-370-HR Y N 180 350 IPC-4101B/126 45/220 2.6% 60 20 4.8 0.015 PN FR408 185 IPC-4101B/99 19/230 3.3% 3.6 0.012 MF Shengyi S1000 150 335 48/250 10 4.7 0.011 S1000-2 340 2.8% 0.013 ITEQ IT158TC 40/250 0.016 IT180ATC 45/240 0.017

ELECTRICAL TEST   Net List Extraction YES Net List Comparison Simultaneous Top and Bottom 100% Net List Maximum number of Nodes 20000 Other (Specify) PRODUCTION CYCLE TIME Average Production Cycle Time - Days Quick Turn Capability - Days 5-7-10 days Average Production Lot Size (Panels) 100 Maximum Production Lot Size (Panels) 300 Minimum Production Lot Size (Panels) 80  IPC Class 2 and 3 YES  BELLCORE COMPLIANCE SEC Testing in House SEC Testing Subcontractor N/A SIR Testing in House SIR Testing Subcontractor Solderability Testing (Frequency) Per lot for shipment Steam Age Testing Capability in House Steam Age Testing Subcontractor Gold Porosity Measurement Technique YES ,POROSITY TESTER Gold Roughness Measurement Technique Gold Thickness Measurement Technique X-Ray

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Resin System FR-4 Tg 180C° Yes --- Halogen Free FR-4 Tg 170C° PTFE Rogers Tg 280C° Limited BT Tg 200 C° Polyimide Tg 260C° RCC and LDP Normal Epoxy Tg 140C° Td 310C° Halogen Free Epoxy Tg 150C°Td 350C° LDP 170C° Current Supplier 1. Shengyi; 2. Grace; 3. Isola; 4. Rogers; 5. MEM; 6. Nanya; 7. Arlon; 8. MGC; 9. Hitachi. 10. Panasonic

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Max. layer count 28 32 40 36 HDI N+C+N 3 4 via on buried hole/ stack via Yes --- Max. Panel size 24” x 20” 28” x 22” 30” x 24” Max. board thickness ( mm / mil ) 5.6 / 220 6.35 / 250 7.0/.276 6.35/250 Min. board thickness 0.4/16 Tolerance of thickness T < 1.0 mm ± 8% ± 7% 1.0 mm ≤ T < 2.0 mm ± 6% T ≥ 2.0 mm ± 10%

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Min. core thickness ( mm / mil ) 0.1 / 4 0.075 /3 0.075 / 3 0.05 /2 Min. Prepreg thickness ( um / mil ) 50 / 2 --- Min. inner layer base copper thickness ( OZ )/Thick 0.33/ 0.47 mil ---  0.33/ 0.47 mil Max. inner layer base copper thickness ( OZ )/Thick 4.0/Ltd 4.6 mil 5.0/ 7.0mil 3.0/ 3.6 mil Min. outer layer base copper thickness ( OZ )/Thick 0.33/ 0.47mil Max. outer layer base copper thickness ( OZ )/Thick 3.0/ 3.6 mil 7.0 mil

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Min. mechanical drill hole diameter ( mm / mil ) 0.20/8 limited --- 0.20/8 Min. NPTH Tolerance +/- 25 um +/- 1 mil +/- 25 um +/- 1 mil Min. PTH Tolerance +/- 50 um +/- 2 mil +/- 50 um +/- 2 mil Aspect ratio of PTH hole 10:1 12:1 16:1 PTH Hole location accuracy ( um / mil ) 50/2

Large Window, Conformal Mask and Copper Direct CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Min annular ring (mil) per side 5 3.5 Min Clearance (mil) per side 7 6 Min. Laser Drill dia.( um / mil ) 75 / 3 --- Aspect ratio of Microvia 0.75:1 1:1 Plate Filling Via Yes Min. Capture Pad annular ring ( um / mil ) 100 / 12 75 / 10 88 / 10 Min. Target Pad annular ring ( um / mil ) Laser drill method Large Window, Conformal Mask and Copper Direct

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Min. Inner layer line width/space ( um / mil ) 75 / 3 50 / 2 --- Min. out layer line width/space ( um / mil ) Min. SMT Pitch ( mm / mil ) 0.3 / 12 Min. BGA Pitch ( mm / mil ) 0.4 / 16 Min. Trace width tolerance ( Trace < 0.1 mm / 4 mil ) ( um / mil ) +/- 20 +/- 0.8 +/- 12.5 +/- 0.5 +/- 20 +/- 0.8 +/- 12.5 +/- 0.5 Min. Layer registration ( um / mil ) Min. Trace to hole ( mm / mil ) 0.16 / 6.5 0.15 / 6 Min. Trace to board edge ( mm / mil ) 0.25 / 10 0.2 / 8

CCTC Tech Roadmap Item Current 2011 2012 Mass Production R&D Solder Mask registration tolerance ( um / mil ) +/- 50 +/- 2 +/- 37.5 +/- 1.5 +/- 50 +/- 2 --- Min. Solder dam ( um / mil ) 50 / 2 Solder Mask type Taiyo PSR 4000, Tamura DSR 2200, Huntsman P77ma Halogen Free S/M. Green, Blue, Black Solder Mask Process Electrostatic Spray Coating and Silk Screen Surface Process Lead Free HASL, ENIG, ENIG+OSP, OSP, Electrolyte Ni/Au, ENIG + Gold Finger, Immersion-Silver, Immersion-Tin, Impedance control accuracy (%) ±10 ± 7 ±7 ± 5 Board warp & twist tolerance(%) 0.5 Routing Tolerance ( mm / mil ) +/- 0.1 +/- 4 +/- 0.1 +/- 4 ---  Punching Tolerance ( mm / mil )

PSR4000/Taiyo, DSR2200/Tamura,Huntsman ZM-400WF/Chuanyu , 200W/Taiyo CCTC Manufacturing Capabilities SOLDERMASK AND LEGEND   Nominal Soldermask Thickness (Measured at Crest) 0.4---1.5mil Soldermask Type and Supplier PSR4000/Taiyo, DSR2200/Tamura,Huntsman Minimum Solder Mask Web 3mil Minimum Solder Mask Clearance to Pad 2mil Soldermask Material RoHs Compliant? Yes  Legend Material RoHs Compliant ?  Yes Legend Type and Supplier ZM-400WF/Chuanyu , 200W/Taiyo SURFACE FINISHES HASL YES Electrolytic Ni/Gold Electroless Ni/Immersion Gold FST Dexter (Immersion Tin) Immersion Tin Other Specify ATO Soft Gold OSP Immersion Silver Tin Lead Reflow N/A Palladium R&D Selective Tin Lead Reflow

BUM1+N+1 design parameter BUM1+N+1

BUM1+N+1 design parameter BUM1+1+N+1+1

3-Build Up - CU Filled Via

Thank you!