Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Suranaree University Of Technology มทส  2002 Anant Oonsivilai 2002/4/8 Microcomputers and Microprocessors 1 Chapter 5 Addressing Modes.
There are two types of addressing schemes:
Instruction Set Architecture Classification According to the type of internal storage in a processor the basic types are Stack Accumulator General Purpose.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Addressing Modes Instruction – Op-code – Operand Addressing mode indicates a way of locating data or operands. – Any instruction may belong to one or more.
6.1 Introduction Two details related to instructions –The way instructions are specified –The ways that operands can be specified.
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
Design of Embedded Systems Using 68HC12(11) Microcontrollers - R. E. Haskell Introducing the 68HC12 Chapter 1.
CH11 Instruction Sets: Addressing Modes and Formats
Computer Architecture
ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.
ECE 265 – LECTURE 4 The M68HC11 Address Modes 8/14/ ECE265.
Mr. Gursharan Singh Tatla
MICRO-CONTROLLER MOTOROLA HCS12 Addressing Modes Mechatronics Department Faculty of Engineering Ain Shams Univeristy.
Processor Organization and Architecture Module III.
Assembly Language part 1.
Module 10 Adapted By and Prepared James Tan © 2001.
COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.
Computer Organization
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
Memory Addressing Techniques. Immediate Addressing involves storing data in pairs with immediate values register pairs:
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
Addressing Modes Instruction – Op-code – Operand Addressing mode indicates a way of locating data or operands. – Any instruction may belong to one or more.
Computer Architecture
Computer Science 516 Addressing Modes. Addressing modes are how our programs get to data Multiple addressing modes created for specific uses Function.
IA32 addressing modes 1.Immediate 2.Direct memory 3.Register 4.Register indirect 5.Indexed 6.Based-indexed.
Addressing Modes of 8085 μP PRESENTED BY:- KRISHNA BALLABH GUPTA
1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.
Programmable System on Chip
Displacement (Indexed) Stack
William Stallings Computer Organization and Architecture 6th Edition
Immediate Addressing Mode
ADDRESSING MODES.
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.
ADDRESSING MODES.
William Stallings Computer Organization and Architecture 8th Edition
Computer Organization and Assembly Language (COAL)
Instruction Formats Each instruction consists of two parts:
Processor Organization and Architecture
Data Representation – Instructions
The fetch-execute cycle
Introduction to Assembly Language
Introduction to Micro Controllers & Embedded System Design Background to Module4 Department of Electrical & Computer Engineering Missouri University.
ADDRESSING MODES AND INSTRUCTION SET
Processor Organization and Architecture
ECEG-3202 Computer Architecture and Organization
Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)
Computer Architecture and the Fetch-Execute Cycle
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
Under Address Modes Source: under
Ubiquitous Presenter Beth Simon William Griswold and the UCSD UP development team.
Computer Architecture
Classification of instructions
CNET 315 Microprocessor & Assembly Language
Under Address Modes Source: under
CPU has 6 special locations called registers
Chapter 4: Computer Architecture
Instruction Set Summary
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Presentation transcript:

Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx) PEP8 Addressing Modes Immediate (i) Direct (d) Indirect (n) Stack Relative (s) Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx) Stack Indexed Deferred (sxf) 2

Operand is part of instruction Operand = Operand Specifier Immediate Addressing Operand is part of instruction Operand = Operand Specifier e.g. ADDA d#5, i Add 5 to contents of accumulator d# stands for Decimal and i stands for immediate 5 is operand 3

Operand Specifier contains address of operand Direct Addressing Operand Specifier contains address of operand Operand = Memory [Operand Specifier] e.g. ADDA h#004A, d Add content of memory location 004A to accumulator h# stands for hexadecimal and d stands for direct. 5

Direct Addressing Diagram Instruction Instruction Specifier Operand Specifier Memory Operand 6

Indirect Addressing Memory cell pointed to by Operand Specifier contains the address of the operand Operand = Memory[ Memory [Operand Specifier]] e.g. ADDA h#004A,n Add contents of cell pointed to by contents of 004A to accumulator n stands for indirect 7

Indirect Addressing Diagram Operand Specifier Instruction Memory Operand Pointer to operand Specifier 9

Stack Relative Addressing Operand is on the stack Operand = Memory [Stack Pointer + Operand Specifier] e.g. ADDA d#-1,s Add contents of cell SP - 1 to accumulator s stands for stack relative 17

Stack Relative Addressing Operand Specifier Instruction Memory Operand Stack Pointer Specifier +

Stack Relative Deferred Addressing Operand is on the stack Operand = Memory [Memory [SP + Operand Specifier]] e.g. ADDA d#-4, sf Add contents of cell pointed to by contents of SP - 4 to accumulator sf stands for Stack Relative Deferred 17

Stack Relative Deferred Addressing Stack Pointer Pointer to operand Operand Specifier Instruction Memory Operand Specifier +

Indexed Addressing e.g. ADDA h#004A, x Operand = Memory [Index Register + Operand Specifier] e.g. ADDA h#004A, x Add contents of cell pointed to by X + 004A to accumulator x stands for indexed 19

Indexed Addressing Instruction Operand Specifier Memory + Index Register Specifier +

Stack Indexed Addressing Operand = Memory [SP + X + Operand Specifier] e.g. ADDA h#004A, sx Add contents of cell pointed to by SP + X + 004A to accumulator sx stands for stack indexed 19

Stack Indexed Addressing Stack Pointer Operand Specifier Instruction Memory Operand Specifier + Index Register

Stack Indexed Deferred Addressing Operand = Memory [X + Memory [ SP + Operand Specifier]] e.g. ADDA h#004A, sxf Add contents of cell pointed to by X + contents of SP + 004A to accumulator sxf stands for Stack Indexed Deferred 19

Stack Indexed Deferred Addressing Stack Pointer Pointer to operand Operand Specifier Instruction Memory Operand Specifier + Index Register