Hasibul Hasan Ankit Baingane Edward Hanson

Slides:



Advertisements
Similar presentations
//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.
Advertisements

Verilog Descriptions of Digital Systems
CPEN Digital System Design
Verilog Intro: Part 1.
Combinational Logic with Verilog Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer.
Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
1 Brief Introduction to Verilog Weiping Shi. 2 What is Verilog? It is a hardware description language Originally designed to model and verify a design.
Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.
Half Adder ( / ) Structural description: Data flow description:
Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.
Lab 1 Structure of a PLD Module M1.4 Experiment 1 (p. 40)
Electrical Engineering 1 WISE Investments Electrical Engineering Lab Digital Logic Laboratory Dr. Keith Holbert.
AND Gate: A Logic circuit whose output is logic ‘1’ if and only if all of its inputs are logic ‘1’.
Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.
GK-12 Student designed project (AP physics) Digital logic and Boolean algebra exercise. IC logic gates brought from Stevens were used in making simple.
A key element of electrical engineering
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Summer Institute 2004 Chips and Gates An Introduction Linda Soulliere
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Module 1.2 Introduction to Verilog
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dept. of Electrical and Computer Engineering.
COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.
Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.
1 Electrical Fundamentals We need some understanding of electrical fundamentals to do the lab exercises. Electric Circuit Consists of: –Power Source: Battery,
COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.
Verilog Intro: Part 1. Hardware Description Languages A Hardware Description Language (HDL) is a language used to describe a digital system, for example,
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.
ECE 3130 Digital Electronics and Design
Transistors and Logic - II
Designing Combinational Logic Circuits in Verilog - 1
ECE 3130 Digital Electronics and Design
CMPE212: LABORATORY Discussion Hours: Fri 1:00 – 1:50PM in ITE 227
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 6) Hasib Hasan
Dept. of Electrical and Computer Eng., NCTU
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 2) Hasibul Hasan
Multiplexer.
Logic Gates.
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 11) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 7) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Hasib Hasan Ankit Baingane Edward Hanson
Introduction to Verilog
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Schematics 201 Lecture Topic: Electrical Symbols
Number Systems Decimal (base 10) { }
Boolean Algebra.
Verilog.
Logic Gates.
Logic Gates.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 4) Hasib Hasan
DIGITAL ELECTRONICS B.SC FY
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 13) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
Digital Logic Experiment
Special Gates Combinational Logic Gates
The Verilog Hardware Description Language
Prof. Onur Mutlu ETH Zurich Spring March 2019
Adder Circuits By: Asst Lec. Basma Nazar
NTU DSD (Digital System Design) 2007
EEE2243 Digital System Design Chapter 1: Verilog HDL (Combinational) by Muhazam Mustapha, February 2012.
Adder and Subtractors Discussion D4.1. Adder and Subtractor Circuits Objective: (i) To construct half and full adder circuit and verify its working (ii)
COE 202 Introduction to Verilog
Presentation transcript:

Hasibul Hasan Ankit Baingane Edward Hanson University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 3) Hasibul Hasan ha26@umbc.edu Ankit Baingane ankitb1@umbc.edu Edward Hanson ehanson1@umbc.edu

Making Full Adder using Two Half Adders in Verilog

Making Full Adder using Two Half Adders in Verilog Half adder module: module ha(Sum,Carry,A,B); input A,B; output Sum,Carry; assign Sum=A^B; assign Carry=A&B; endmodule

Making Full Adder using Two Half Adders in Verilog Full adder module: `include "Half_Adder.v" module fa(Sum,Cout,A,B,Cin); input A,B,Cin; wire W1,W2,W3; output Sum,Cout; ha f1(W2,W1,A,B); ha f2(Sum,W3,W2,Cin); assign Cout=W1|W3; endmodule

Making Full Adder using Two Half Adders in Verilog Full adder Testbench: module fa_tb(); reg[2:0] in; wire Sum,Cout; fa function1(Sum,Carry,in[2],in[1],in[0]); initial begin in = 3'b000; repeat(7) #50 in=in+1'b1; end $monitor(" A=%b B=%b Cin=%b ---> Sum=%b Cout=%b",in[2],in[1],in[0],Sum,Carry); endmodule

Making Full Adder using Two Half Adders in Verilog Output: A=0 B=0 Cin=0 ---> Sum=0 Cout=0 A=0 B=0 Cin=1 ---> Sum=1 Cout=0 A=0 B=1 Cin=0 ---> Sum=1 Cout=0 A=0 B=1 Cin=1 ---> Sum=0 Cout=1 A=1 B=0 Cin=0 ---> Sum=1 Cout=0 A=1 B=0 Cin=1 ---> Sum=0 Cout=1 A=1 B=1 Cin=0 ---> Sum=0 Cout=1 A=1 B=1 Cin=1 ---> Sum=1 Cout=1

Hardware Implementation of a Full Adder Circuit

Hardware Implementation of a Full Adder Circuit IC part no. of the logic gates: IC no. Description 7400 quad 2-input NAND gate 7402 quad 2-input NOR gate 7404 hex INVERTER 7408 quad 2-input AND gate 7432 quad 2-input OR gate 7486 quad 2-input XOR gate

Hardware Implementation of a Full Adder Circuit Pinouts of IC 7408,7432, and 7486:

Hardware Implementation of a Full Adder Circuit Counting pin no. of DIP Ics: For any IC, find its datasheet online. e.g. http://alldatasheet.com/

Hardware Implementation of a Full Adder Circuit Placing ICs in a breadboard:

Hardware Implementation of a Full Adder Circuit Placing ICs in a breadboard:

Hardware Implementation of a Full Adder Circuit DIP switch: Used for giving inputs to the logic circuits. Connect one end to the ground and the other to the input pin of your ICs. Important: Switching ON the DIP switch will simply close the switch. If connected to power, switch on is giving input ‘1’ If connected to ground, switch on is giving input ‘0’

Hardware Implementation of a Full Adder Circuit LEDs: Used for observing the output of the logic circuits. Always use with a resistor in series Use multimeter in case you can’t find the longer leg out.

Hardware Implementation of a Full Adder Circuit Schematic-

Bad News !!! Your first Lab assignment is due next Friday, 29th Sep You’ll be given a combinational logic circuit- You need to verify its truth table using Verilog. Implement it with hardware.

Questions?

Multimeter

Power Supply Meter selection keys Adjust knob Resolution select keys Output On/Off key Resolution select keys Adjust Voltage or Current? Power Supply Outputs