Avidan Efody, Mentor Graphics Corp.

Slides:



Advertisements
Similar presentations
High-Level Fault Grading. Improving Gate-Level Fault Coverage by RTL Fault Grading* * W. Mao and R. K. Gulati, ITC 1996, pp
Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Presenter : Shih-Tung Huang 2015/4/30 EICE team Automated Data Analysis Solutions to Silicon Debug Yu-Shen Yang Dept. of ECE University of Toronto Toronto,
Effective RTL coding rules to avoid Simulation Shoot-thru Udit Kumar 1, Bhanu Prakash 1, Olivier Florent 1, Paras Mal Jain 2, Anshu Malani 2, Shaker Sarwary.
1 Schedule Risk Assessment (SRA) Overview July 2013 NAVY CEVM.
SPREADSHEETS IN EDUCATION OF LOGISTICS MANAGERS AT FACULTY OF ORGANIZATIONAL SCIENCES: AN EXAMPLE OF INVENTORY DYNAMICS SIMULATION L. Djordjevic, D. Vasiljevic.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
CS 104 Introduction to Computer Science and Graphics Problems
Requirements Analysis Lecture #3 David Andrews
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
User Centered Design Lecture # 5 Gabriel Spitz.
CHAPTER 15 S IMULATION - B ASED O PTIMIZATION II : S TOCHASTIC G RADIENT AND S AMPLE P ATH M ETHODS Organization of chapter in ISSO –Introduction to gradient.
Mantova 18/10/2002 "A Roadmap to New Product Development" Supporting Innovation Through The NPD Process and the Creation of Spin-off Companies.
CHAPTER 12 ADVANCED INTELLIGENT SYSTEMS © 2005 Prentice Hall, Decision Support Systems and Intelligent Systems, 7th Edition, Turban, Aronson, and Liang.
TM Efficient IP Design flow for Low-Power High-Level Synthesis Quick & Accurate Power Analysis and Optimization Flow JAN Asher Berkovitz Yaniv.
Managing the development and purchase of information systems (Part 1)
VTT-STUK assessment method for safety evaluation of safety-critical computer based systems - application in BE-SECBS project.
Cristian Urs and Ben Riveira. Introduction The article we chose focuses on improving the performance of Genetic Algorithms by: Use of predictive models.
Presenter : Ching-Hua Huang 2013/9/16 Visibility Enhancement for Silicon Debug Cited count : 62 Yu-Chin Hsu; Furshing Tsai; Wells Jong; Ying-Tsai Chang.
Ahsanul Haque *, Swarup Chandra *, Latifur Khan * and Michael Baron + * Department of Computer Science, University of Texas at Dallas + Department of Mathematical.
A New Method For Developing IBIS-AMI Models
Using Formal Verification to Exhaustively Verify SoC Assemblies by Mark Handover Kenny Ranerup Applications Engineer ASIC Consultant Mentor Graphics Corp.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
FORMAL VERIFICATION OF ADVANCED SYNTHESIS OPTIMIZATIONS Anant Kumar Jain Pradish Mathews Mike Mahar.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Major objective of this course is: Design and analysis of modern algorithms Different variants Accuracy Efficiency Comparing efficiencies Motivation thinking.
CS 782 – Machine Learning Lecture 4 Linear Models for Classification  Probabilistic generative models  Probabilistic discriminative models.
Exploiting Context Analysis for Combining Multiple Entity Resolution Systems -Ramu Bandaru Zhaoqi Chen Dmitri V.kalashnikov Sharad Mehrotra.
Lach1MAPLD 2005/241 Accessible Formal Verification for Safety-Critical FPGA Design John Lach, Scott Bingham, Carl Elks, Travis Lenhart Charles L. Brown.
Propagation of Error Ch En 475 Unit Operations. Quantifying variables (i.e. answering a question with a number) 1. Directly measure the variable. - referred.
Chapter 10 Verification and Validation of Simulation Models
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
Properties Incompleteness Evaluation by Functional Verification IEEE TRANSACTIONS ON COMPUTERS, VOL. 56, NO. 4, APRIL
Statistics Presentation Ch En 475 Unit Operations.
FEV And Netlists Erik Seligman CS 510, Lecture 5, January 2009.
Equivalence checking Prof Shobha Vasudevan ECE 598SV.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
Bharath Kumar Poluri, Atul Ramakant Lele, Aswani Kumar Golla, Lakshmanan Balasubramanian Texas Instruments (India) Pvt. Ltd. 1 Fully automated interface.
This has been created by QA InfoTech. Choose QA InfoTech as your Automated testing partner. Visit for more information.
Controller Implementation
ITEC 275 Computer Networks – Switching, Routing, and WANs
Advanced Algorithms Analysis and Design
ASIC Design Methodology
Evolutionary Algorithms Jim Whitehead
Chapter 7. Classification and Prediction
Timing issues.
Top-level Schematics Digital Block Sign-off Digital Model of Chip
VLSI Testing Lecture 6: Fault Simulation
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Lecture 7 Fault Simulation
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
IENG 475: Computer-Controlled Manufacturing Systems
VLSI Testing Lecture 6: Fault Simulation
Chapter 10 Verification and Validation of Simulation Models
Objective of This Course
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
Chapter 3 – Combinational Logic Design
Slides for Introduction to Stochastic Search and Optimization (ISSO) by J. C. Spall CHAPTER 15 SIMULATION-BASED OPTIMIZATION II: STOCHASTIC GRADIENT AND.
Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs
332:437 Lecture 3 Hardware Design Methodology and Advanced Logic Design Hardware design.
Win with HDL Slide 4 System Level Design
Discrete Controller Synthesis
Lecture 19 Logistics Last lecture Today
Soft System Stakeholder Analysis
1.Introduction to Advanced Digital Design (14 marks)
Functional Safety Solutions for Automotive
Automotive-semiconductors Functional Safety
Soft System Stakeholder Analysis
SpecSense: Crowdsensing for Efficient Querying of Spectrum Occupancy
Presentation transcript:

Avidan Efody, Mentor Graphics Corp. Whose fault is it? Advanced techniques for optimizing ISO 26262 fault analysis Avidan Efody, Mentor Graphics Corp. Todo : slide about power analogy? Slide with some real numbers (i.e. standard error and probability) Slide with “you are here”? FIT -> SPFM/PMHF? Concepts used – maybe at the beginning

Change "footer" to presenter's name and affiliation Motivation ISO 26262 requirements for fault analysis Similar requirements from other standards Requirements from mission-critical domains Data center Networking And many more No end-to-end how to available 2/16/2019 Change "footer" to presenter's name and affiliation

Agenda The problem Solution requirements Proposed solution

The problem : concept Safety concept is developed at high level Presentation Title The problem : concept Safety concept is developed at high level Failure In Time (FIT) budgets per part Technical assumptions on IP (SEooC) Safety mechanisms Clk & power RAM &ROM Shows graphic of complete E/E system from section-5 Actuato\Sensor ? FIT Inputs MCU ? FIT Bus Other logic ? FIT ? FIT ? FIT ? FIT Actuato\Sensor Outputs ? FIT ? FIT Your Initials, Presentation Title, Month Year

The problem : element requirements IP requirements derived from system analysis: Contribution of element to overall FIT<10% <10% of faults are single point/residual Debug logic not used in safety-critical operation Faults in debug logic are safe More…

The problem: typical flow Presentation Title The problem: typical flow Once implementation is in place its FIT must be accurately measured Bridging Transient Logical/ Sequential de-rating Timing de-rating Use case de-rating 45454545 whatisthisslide – elephant in the hole Explain what is required from a fault analysis engine at RTL/Gate – fault models, quick results, optimizations, who can do it (us or partners) Stuck-at D.C Your Initials, Presentation Title, Month Year

The problem: FIT doesn’t fit Presentation Title The problem: FIT doesn’t fit What if FIT doesn’t fit? Iterations are expensive Re-plan, re-design, re-verify Schedule delays Graphics : Poo stuck in the hole Your Initials, Presentation Title, Month Year

Solution requirements Accuracy/cost trade-off Statistical strength Integrated with overall verification Seamless abstraction switch Multi-platform

Proposed solution Statistical sampling of faults Population Sample size Fault points Analysis Traditional method Avoiding reruns Avoiding diff/duplication Multi platform Probabilistic metric

Population = test X cycle X signal? Good enough: But: Rigorous RBV Presentation Title Population = test X cycle X signal? Good enough: Rigorous RBV Interesting states covered Biased to corner cases But: Fault analysis leads to more stimuli requirements Assume fault in given state doesn’t produce any impact, does this mean anything? This is statistical analysis, we’re not covering many faults anyhow Your Initials, Presentation Title, Month Year

Sample size Variance ∝ 1/ 𝑁 Sanity check: ∝ De-rating factor Presentation Title Sample size Variance ∝ 1/ 𝑁 Brute force method Sanity check: ∝ De-rating factor Let some faults -> Failures Final analysis: ∝ required accuracy High level trade-off Analysis cost <> design cost ≈ ∞ Assume fault in given state doesn’t produce any impact, does this mean anything? This is statistical analysis, we’re not covering many faults anyhow Your Initials, Presentation Title, Month Year

Change "footer" to presenter's name and affiliation Fault points 52 48 2/16/2019 Change "footer" to presenter's name and affiliation

Change "footer" to presenter's name and affiliation Fault points Smaller variance -> cheaper analysis Segmentation of population helps 80 70 20 30 Jewish Asian-American 2/16/2019 Change "footer" to presenter's name and affiliation

Fault points Transient faults Makes sense to separate Presentation Title Fault points Transient faults SET – in logic SEU – in memory Makes sense to separate SET de-rating is lot higher Also, cell FIT ratio different FF/Mem FIT rate higher Separate statistics Smaller variance Smaller cost Signals fault probability varies Gate vs. FF vs. Memory Crude approximation: Gate 1, FF 4, Memory ∝ cells Refined approximation FIT per cell from fab Faults per type by weighted avg High level take-away Better correlation -> less analysis Your Initials, Presentation Title, Month Year

Analysis : Traditional flow Presentation Title Analysis : Traditional flow Run reference test Rerun test with fault Diff safety critical How can we optimize that? Slide with fault types from TVS - classification Your Initials, Presentation Title, Month Year

Analysis : Minimize scope Time scope: Fault time -> 0 Design Scope: ∩ between: Fault point fan-out Safety critical fan-in Stimuli Initialize FFs, Mems Scope inputs forced 2 1 2/16/2019 Change "footer" to presenter's name and affiliation

Analysis: Minimize compare RTL simulators already have a way to capture undefined state… Good tool support Attention to X optimism/pessimism (at RTL) 2/16/2019 Change "footer" to presenter's name and affiliation

Change "footer" to presenter's name and affiliation Analysis: decision T=0 T=10 => MPF 2 2 1 T=10 => SPF or RF T=End => USER 2 2 X 1 X 2/16/2019 Change "footer" to presenter's name and affiliation

Analysis : abstraction RTL or structural gate? SET Structural gate to 1st FF RTL from there SEU RTL all the way Requires RTL->GL flop mapping 2/16/2019 Change "footer" to presenter's name and affiliation

Analysis: multi platform Emulation/prototypes can fit in flow if: Results can be reproduced FFs/Memories can be dumped Signals into scope can be logged Combine platforms strengths Emulation/prototyping for long runs Simulation for X injection 2/16/2019 Change "footer" to presenter's name and affiliation

Change "footer" to presenter's name and affiliation PMHF Example, assume no SM Outputs of above: SEU SPF rate +/- SET SPF rate +/- PMHF: (SPF RATE) * (# of FF) * (FF FIT) + … Probability of PMHF < Target Target – PMHF >= 5σ => 0.9999997 Target – PMHF >= 7σ => 0.999999999998 2/16/2019 Change "footer" to presenter's name and affiliation

Change "footer" to presenter's name and affiliation Summary Fault simulation is an interesting challenge There’s more than just diff to it Requires upfront consideration/planning And an end-to-end flow Hopefully this paper will help… 2/16/2019 Change "footer" to presenter's name and affiliation

Change "footer" to presenter's name and affiliation Thanks 2/16/2019 Change "footer" to presenter's name and affiliation