Day 14: October 8, 2010 Performance

Slides:



Advertisements
Similar presentations
1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 3: September 10, 2012 Gates from Transistors
Day 18: October 17, 2012 Energy and Power Optimization
Day 22: October 31, 2012 Pass Transistor Logic
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
ESE534 Computer Organization
Day 29: November 18, 2011 Dynamic Logic
Day 15: October 14, 2011 Inverter Performance
Day 16: September 15, 2010 Energy and Power
Day 6: September 11, 2013 Restoration
Day 26: November 11, 2011 Memory Overview
Day 33: November 19, 2014 Crosstalk
Day 22: October 23, 2013 Pass Transistor Logic
Day 22: October 31, 2011 Pass Transistor Logic
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 17: October 18, 2010 (Energy) Ratioed Logic
Day 31: November 23, 2011 Crosstalk
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 29: November 11, 2013 Memory Core: Part 1
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 27: November 6, 2013 Dynamic Logic
Day 17: October 8, 2014 Performance: Gates
Day 25: November 7, 2011 Registers
Lecture 9: Combinational Circuit Design
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 16: October 12, 2012 Performance: Gates
Day 29: November 10, 2014 Memory Core: Part 1
Day 16: October 17, 2011 Performance: Gates
Day 26: November 10, 2010 Memory Periphery
Propagation Delay.
Presentation transcript:

Day 14: October 8, 2010 Performance ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 8, 2010 Performance Penn ESE370 Fall2010 -- DeHon

Previously Delay as RC-charging Transistor Gate Capacitance Drive Current As a function of geometry (W/L) Gate Topology Delay Penn ESE370 Fall2010 -- DeHon

Today Miller Effect Sizing Large Fanout Data Dependent Delay Asymmetry of Inputs Impact of P & N Mobility differences Large Fanin Penn ESE370 Fall2010 -- DeHon

Gate-Drain Capacitance What is the voltage across Vin—V2 When Vin=Vdd When Vin=Gnd What is DV across Vin—V2 when Vin switches from Vdd to Gnd? Penn ESE370 Fall2010 -- DeHon

Miller Effect For an inverting gate Capacitance between input and output must swing 2 Vhigh Or…acts as double-sized capacitor Penn ESE370 Fall2010 -- DeHon

Transistor Sizing What happens to Ids as a function of W? What happens to Cg as a function of W? Conclude: faster transistors present more load on their inputs Penn ESE370 Fall2010 -- DeHon

First Order Delay R0 = Resistance of minimum size NMOS device C0 = gate capacitance of minimum size NMOS device Rdrive = R0/W Cg = WC0 Penn ESE370 Fall2010 -- DeHon

Inverter Sizing What is the impact of the delay on the middle inverter if double size of all the transistors? Penn ESE370 Fall2010 -- DeHon

How Size Equal Rise and Fall mn=500cm2/Vs, mp=200cm2/Vs Rdrive=R0/2 Penn ESE370 Fall2010 -- DeHon

Sample Gate Internal stages have delay External depend on load Assume (guarantee) all inputs same load Penn ESE370 Fall2010 -- DeHon

Large Fanout What is delay if must drive fanout=100? Penn ESE370 Fall2010 -- DeHon

What Delay? What is delay here? Penn ESE370 Fall2010 -- DeHon

How Size How size transistors to minimize delay? Penn ESE370 Fall2010 -- DeHon

Try again What is the delay here? Penn ESE370 Fall2010 -- DeHon

…and Again Delay here? Penn ESE370 Fall2010 -- DeHon

Lesson Don’t drive large fanout with a single stage Must scale up over a number of stages …but not too many Exact number will be technology dependent Penn ESE370 Fall2010 -- DeHon

Lecture ended here Penn ESE370 Fall2010 -- DeHon

Gates Penn ESE370 Fall2010 -- DeHon

Data Dependent Delay Resistance depends on input values  delay depends on input data Penn ESE370 Fall2010 -- DeHon

How Size Equalize rise/fall times Rdrive=R0/2 Penn ESE370 Fall2010 -- DeHon

How Size For equal rise fall Rdrive=R0/2 Penn ESE370 Fall2010 -- DeHon

Input Load Input capacitance in each case? Penn ESE370 Fall2010 -- DeHon

Observe Ratio of Input Load Capacitance to Output Drive Strength Differs with gate function Some gates give more drive per capacitive load we pay Penn ESE370 Fall2010 -- DeHon

Which Implementation is Faster? Penn ESE370 Fall2010 -- DeHon

Take Away? Penn ESE370 Fall2010 -- DeHon

Input (A)Symmetry If one input is known to be later than other, does it matter where it goes? Penn ESE370 Fall2010 -- DeHon

How Size Equalize rise/fall times Rdrive=R0/2 Penn ESE370 Fall2010 -- DeHon

Increasing Fanin What happens to input capacitance as fanin (k) increases Keeping output drive the same E.g. Rdrive=R0/2 k-input nand gate has input capacitance: Penn ESE370 Fall2010 -- DeHon

Fanin Gates slow down with fanin Less drive per input capacitance Penn ESE370 Fall2010 -- DeHon

Which is fastest? nand32 nand4-inv-nand4-inv-nand2 (nand2-inv)4-nand2 Penn ESE370 Fall2010 -- DeHon

Lesson Large gates are slow / inefficient High capacitive load / drive strength Small gates can be inefficient Need many stages Staging over moderate size gates minimizes delay Exact size will be technology dependent Penn ESE370 Fall2010 -- DeHon

Admin Project 1 Out Fall Break on Monday Next Lecture Wednesday 2 week assignment Optimizing Performance Recommended milestones for next week Fall Break on Monday No class Next Lecture Wednesday Penn ESE370 Fall2010 -- DeHon

Ideas First order reason in R0C0 units Gates have different efficiencies Drive strength per unit input capacitance Greater N mobility (than P) favors nand over nor Large fanin and fanout slow gates Decompose into stages …but not too much Penn ESE370 Fall2010 -- DeHon