I2C Protocol and RTC Interfacing

Slides:



Advertisements
Similar presentations
I2C bus Inter Integrated Circuits bus by Philips Semiconductors
Advertisements

INPUT-OUTPUT ORGANIZATION
Advanced Operating Systems The I 2 C Bus. Inter-Integrated Circuit Bus Designed for low-cost, medium data rate applications. Characteristics: –Synchronous;
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Lecture 27: LM3S9B96 Microcontroller – Inter- Integrated Circuit (I 2 C) Interface.
NS Training Hardware. System Controller Module.
INPUT-OUTPUT ORGANIZATION
MSP432™ MCUs Training Part 5: Digital Peripherals
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
Universal Asynchronous Receiver/Transmitter (UART)
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
MICROCONTROLLER SYSTEMS Part 1. Figure 1.1Elements of a digital controller CPU Central Processing Unit Input Peripherals Output Peripherals ROM Read Only.
1 Synchronous Serial IO Send a separate clock line with data –SPI (serial peripheral interface) protocol –I 2 C (or I2C) protocol Encode a clock with data.
Data Link and Flow Control Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009 Asia Pacific.
RX Serial Peripheral Interface (RSPI)
Refer to Chapter 15 in the reference book
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
Product Overview 박 유 진박 유 진.  Nordic Semiconductor ASA(Norway 1983)  Ultra Low Power Wireless Communication System Solution  Short Range Radio Communication(20.
박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :
Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.
As a part of ALA in the subject of MCI ( ) subject faculty:Hiren Patel Sir Presentation on rtc interfacing with atmega32 using ds1307 By:selva kumar.r.
 The LPC2xxx devices currently have two on- chip UARTS.  Except UART1 has additional modem support.
8255 Programmable Peripheral Interface
AT91 Power Management This training module describes the Power Management options provided by the AT91 family of microcontrollers. These options address.
Serial mode of data transfer
Outline Analog to digital conversion (ADC) of NuMaker TRIO
I2C Protocol and RTC Interfacing
Serial Communication Buses: I2C and SPI
TI ARM I/O Programming Chapter 2
The I2C Bus.
Two Wire Interface Another popular serial peripheral interface bus
MGITER,NAVSARI. AVR MICROCONTROLLER AND INTERFACING
Refer to Chapter 5 in the reference book
Inter-IC Bus (I C) 2.
Chapter 11: Inter-Integrated Circuit (I2C) Interface
I/O Memory Interface Topics:
(Inter-IC bus) By Tejaswini Gadicherla
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Two Wire Interface (TWI)
I2C Synchronous Serial Two wire communications (plus ground)
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
I2C Protocol and RTC Interfacing
I2C PROTOCOL SPECIFICATION
Communication Lines Fundamentals.
Programming Microcontroller
SPI Protocol and DAC Interfacing
BJ Furman ME 106 Fundamentals of Mechatronics 15NOV2012
EEPROM Comparison – Parallel or Serial
Computer Organization and Design
SPI Protocol and DAC Interfacing
8254 Timer and Counter (8254 IC).
Designing For The NESDAC Stack
Pentium Microprocessor
SPI Protocol and DAC Interfacing
PWM and DC Motor Control
SPI Protocol and DAC Interfacing
Jeremy Reed ATMEL AT24C512 2-wire Serial EPROM Jeremy Reed
I2C and RTC Chapter 18 Sepehr Naimi
I2C Protocol and RTC Interfacing
Programmable Peripheral Interface
Paul MacDougal Triembed.org Dec 11, 2017
Digital Signal Processors-1
UNIT-III Pin Diagram Of 8086
UNIT 13 THE I2C BUS.
Serial Communication 19th Han Seung Uk.
Presentation transcript:

I2C Protocol and RTC Interfacing Chapter9 I2C Protocol and RTC Interfacing

I2C Bus Characteristics

I2C Bit Format

START and STOP Conditions

REPEATED START Condition

Byte Format in I2C

Address Byte Format in I2C

Typical Data Transmission

Clock Stretching

Multi-byte Burst Write

Multi-byte Burst Read

I2C Module Base Address for TI Tiva SSI Module Base Address I2C 0 0x4002.0000 I2C 1 0x4002.1000 I2C 2 0x4002.2000 I2C 3 0x4002.3000

RCGCI2C, Offset 0x620

RCGCI2C Description Bits Name Function Description R0 R0 I2C 0 Run Mode Clock Gating Control 1 to enable and 0 to disable 1 R1 I2C 1 Run Mode Clock Gating Control 2 R2 I2C 2 Run Mode Clock Gating Control 3 R3 I2C 3 Run Mode Clock Gating Control

I2CMTPR, Offset 0x0C

I2CMCR, Offset 0x020

I2CMCR Description Bits Name Function Description LPBK I2C Loopback LPBK I2C Loopback 0: Normal operation, 1: Loopback 4 MFE I2C Master Function Enable 1: Enable Master Function, 0: Disable 5 SFE I2C Slave Function Enable 1: Enable Slave Function, 0: Disable 6 GFE I2C Glitch Filter Enable 1: Enable Glitch Filter, 0: Disable

I2CMSA, Offset 0x000

I2CMDR, Offset 0x008

I2CMCS, Offset 0x004

I2CMS Write-Only Register Bits Name Function Description RUN I2C Master Enable 1: Master is enable to transfer data 1 START Generate START It should be 1 to generate Start condition 2 STOP Generate STOP It should be 1 to generate Stop condition 3 ACK Data Acknowledge Enable It should be 1 to generate auto ACK 4 HS High-Speed Enable It should be 1 to run in high speed mode

I2CMS Read-Only Register Bits Name Function Description BUSY I2C Busy 0: The controller is idle 1 ERROR Error 0: No error was detected 2 ADRACK Acknowledge Address 0: The transmitted address was acknowledged 3 DATACK Acknowledge Data 0: The transmitted data was acknowledged 4 ARBLST Arbitration Lost 0: The I2C controller won arbitration 5 IDLE I2C Idle 0: The I2C controller is not idle 6 BUSBSY Bus Busy 0: The I2C bus is idle 7 CLKTO Clock Timeout Error 0: No clock timeout error

I2C Pin Assignment SSI Module Pin GPIO Pin I2C0SCL PB2 I2C2SCL PB4 I2C0SDA PB3 I2C2SDA PB5 I2C1SCL PA6 I2C3SCL PD0 I2C1SDA PA7 I2C3SDA PD1

Master Single Transmit

DS1307 Pins

DS1307 Connections

DS1307 Address Map Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Function Range 00H CH 10 Seconds Seconds   01H 10 Minutes Minutes 02H 12 24 10hour PM/AM Hours 1-12 0-23 03H Day 0-7 04H 10 Date Date 01-31 05H 10Mnt Month 06H 10 Year Year 00-99 07H out SQWE RS1 RS0 Control - 08H-3FH RAM 56x8 0-FFH

RS bits RS1 RS0 Output Frequency 1 Hz 1 4.096 kHz 8.192 kHz 32.768 kHz