University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 13) Hasib Hasan ha26@umbc.edu.

Slides:



Advertisements
Similar presentations
Counters Discussion D8.3.
Advertisements

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
Analyzing our example circuit
Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.
AUP2G57 configured as flip flop Dual Configurable Logic Design Contest.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.
ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
Synchronous Counter Design
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
Introduction to the DE0 Board Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Computer Logic Design.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 10. Up/Down Counter Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Sequential Logic An Overview
LAB #3 Design of Combinational Logic “The Trip Genie”
A question of science Circuit Symbols
Figure 1.1 The Altera UP 1 CPLD development board.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 6) Hasib Hasan
Instructor: Alexander Stoytchev
Lab. on Finite State Machine
Flip-FLops and Latches
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
LAB #1 Introduction Combinational Logic Design
Dr. Clincy Professor of CS
Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 11) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 7) Hasib Hasan
Flip-FLops and Latches
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Flip-FLops and Latches
Hasib Hasan Ankit Baingane Edward Hanson
Flip-FLops and Latches
CSE 140L Discussion Finite State Machines.
Flip-FLops and Latches
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
ECE 3130 – Digital Electronics and Design
Recap D flip-flop based counter Flip-flop transition table
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Assignment 1.
ECE 3130 – Digital Electronics and Design
Design Example “Date of Birth Problem”
Lecture No. 32 Sequential Logic.
Hasibul Hasan Ankit Baingane Edward Hanson
DESIGN OF SEQUENTIAL CIRCUITS
Combinational Logic - An Overview
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 4) Hasib Hasan
Instructor: Alexander Stoytchev
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
Counter Integrated Circuits (I.C.s)
EGC 442 Introduction to Computer Architecture
Lab 1. Introduction to the DE2 Board
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
14 Digital Systems.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
Flip-FLops and Latches
CMPE212 Discussion 11/21/2014 Patrick Sykes
Dept. of Electrical and Computer Eng., NCTU
Combinational Logic - An Overview
Logic Gates By: Asst Lec. Besma Nazar Nadhem
Logic Gates and Memory.
Presentation transcript:

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 13) Hasib Hasan ha26@umbc.edu Edward Hanson ehanson1@umbc.edu Ankit Baingane ankitb1@umbc.edu 1

Final Assignment and Test Written assignment: You need to design a counter. The states you need to display are assigned individually at the end of the slide. You need to develop the following in the assignment- State diagram

Final Assignment and Test State table and transition table (mention clearly which flip-flop you’ll be using). K-map for each flip-flop and the function for each input in terms of outputs.

Final Assignment and Test Schematic diagram of the counter. Only symbols are fine. No need to show pin numbers.

Final Assignment and Test Lab task: Implement your designed circuit in the lab.

Final Assignment and Test Important: If your circuit doesn’t work in the lab, submit a detailed circuit diagram showing the connection for each pin.

Final Assignment and Test Notes: 1. You can keep a copy of detailed circuit including all connections so that you can follow it while making circuit. 2. Be careful about the ICs you’ll be using. For JK flip-flop, check if it’s 7476 or 74112. For 7-segment display, check for IC 14495 or 9368.

Final Assignment and Test Lab task: Common debugging: 1) If the 7-segment display doesn’t light at all, check if the 7-segment driver IC is getting power and ground. 2) If the display doesn’t change values, check if the LE pin of the driver IC is grounded. Also, check if PR and CLR pins in the flip-flop IC is connected to power. 3) If any segment in the display doesn’t work, you can use an LED to test.

That’s the END !!!! Best of luck..

Questions? 10