1DFKI GmbH (Germany), 2University of Bremen (Germany)

Slides:

Advertisements

Similar presentations

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

Advertisements

Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.

Automated Generation of Layout and Control for Quantum Circuits Mark Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz University of California,

Homework Your task is to design a regular structure such as Kronecker Lattice or Shannon Lattice using modern Quantum Dot Cellular Automata technology.

Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.

Emerging Logic Devices

Conception d’un processeur DSP faible énergie en logique ternaire

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

ASIC Design Flow – An Overview Ing. Pullini Antonio

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida,

First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of.

Module 1.2 Introduction to Verilog

TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

University of Notre Dame Lecture 19 - Intro to MQCA Nanomagnetic Logic Devices.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Northeastern U N I V E R S I T Y 1 Design and Test of Fault Tolerant Quantum Dot Cellular Automata Electrical and Computer Department.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.

Molecular Scale Architectures Quantum Cellular Automata and Molecular Combinatorial Logic By Jeff Kramer.

Clocked Molecular Quantum-dot Cellular Automata

Logic synthesis flow Technology independent mapping –Two level or multilevel optimization to optimize a coarse metric related to area/delay Technology.

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

Bayesian Modeling of Quantum-Dot-Cellular-Automata Circuits Sanjukta Bhanja and Saket Srivastava Electrical Engineering, University of South Florida, Tampa,

BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.

1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.

Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.

Introduction to ASICs ASIC - Application Specific Integrated Circuit

ASIC Design Methodology

ECE 565 VLSI Chip Design Styles

THE CMOS INVERTER.

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

VLSI Testing Lecture 5: Logic Simulation

VLSI Testing Lecture 5: Logic Simulation

Vishwani D. Agrawal Department of ECE, Auburn University

Mapping into LUT Structures

Montek Singh Oct 25, 2017 Lecture 9

Delay Optimization using SOP Balancing

Emerging Logic Devices

Revisiting and Bounding the Benefit From 3D Integration

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

EE141 Design Styles and Methodologies

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

Alan Mishchenko University of California, Berkeley

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Asynchronous Logic Automata Analog Logic Automata

ELEC 7770 Advanced VLSI Design Spring 2014 Technology Mapping

Frank Sill Torres1,2, Pedro A. Silva3, Geraldo Fontes3, José A. M

Implementation Technology

HIGH LEVEL SYNTHESIS.

Synchronization of Clocked Field-Coupled Circuits

VLSI CAD Flow: Logic Synthesis, Placement and Routing Lecture 5

Delay Optimization using SOP Balancing

Low Power Digital Design

A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P

Design Methodology & HDL

Robert Brayton Alan Mishchenko Niklas Een

Arithmetic Building Blocks

CMOS Layers n-well process p-well process Twin-tub process.

A. Stammermann, D. Helms, M. Schulte OFFIS Research Institute

Robert Brayton Alan Mishchenko Niklas Een

HotAging — Impact of Power Dissipation on Hardware Degradation

Presentation transcript:

1DFKI GmbH (Germany), 2University of Bremen (Germany) Evaluating the Impact of Interconnections in Quantum-dot Cellular Automata (QCA) Frank Sill Torres1,2, Robert Wille1,3, Marcel Walter2, Philipp Niemann1,2, Daniel Große1,2, Rolf Drechsler1,2 1DFKI GmbH (Germany), 2University of Bremen (Germany) 3JKU Linz (Austria)

Outline Motivation Design Automation Analysis Environment Results Conclusions

Motivation Promising nanotechnology based on quantum dots Quantum-dot Cellular Automata (QCA) Promising nanotechnology based on quantum dots Remarkable low energy dissipation Several (experimental) physical realizations based on different concepts (Metal islands, nanomagnets, dangling bonds, …) Nanomagnets Metal islands Dangling bonds

Motivation Challenging routing in QCA Interconnections Challenging routing in QCA QCA is (nearly) planar technology Current state: 1 layer for logic & routing, 1 layer for crossings Outlook: low amount of layers Data flow must follow clocking constraint (clock 1 → clock 2 → clock 3 → … ) Only orthogonal routing Simple example: Routing overhead

Motivation More complex design Interconnections cont’d More complex design Interconnections with notable impact on Area, Delay, Energy increase Question: What is the actual impact?

Design Automation Comparison CMOS Process QCA Process No Differences Some Differences Transistors and connections QCA cells and its positions Layers of specific material MOS layers

Design Automation Principal Flow HDL Description Tile (clock zone) grid Netlist Layout

Design Automation Routing Elements Simple Gates Complex Gates Gate Library Routing Elements Simple Gates Complex Gates Wire Inverter NOR Bent wire Majority XOR Fanout OR

Design Automation Components of energy dissipation of QCA: Energy Model Components of energy dissipation of QCA: Dissipated energy: Eenv = Eclk + Ein – Eout QCADesigner-E - Physics simulator including determination of energy dissipation of QCA (https://github.com/FSillT/QCADesigner-E) Eclk - Energy from clock - Eout - Energy to neighboring cell(s) Ein - Energy from neighboring cell(s) Eenv - Energy to environment

Energy Disspation [meV] Design Automation Characterized Gate library Area [µm²] Delay [tiles] Energy Disspation [meV] Regl. Mode (25 GHz) Fast mode (100 GHz) 000 ... 111 Routing Elements Wire 0.01 1 0.09 - 0.82 Bent-wire 0.10 0.84 Fanout 0.12 1.15 Logic Gates Inverter 0.13 1.19 Majority 0.15 1.41 OR 0.18 1.30 NOR 0.02 2 0.31 2.49

Analysis Environment Diagonal arrangement of clocking P&R Algorithm Diagonal arrangement of clocking Levelizing of netlist graph Diagonal placement of each level Routing

Analysis Environment Synthesis: Flow Synthesis: Synthesis library (*.lib) for QCA gate library Synopsys Design Compiler ABC (AIG, BDD) EFPL Benchmarks Benchmark name Inputs Outputs AND nodes Adder (adder) 256 129 1020 Barrel shifter (barrel) 135 128 3336 Max (max) 512 130 2865 Sine (sin) 24 25 5416 ... …

Results Area

Results Delay

Results Energy Dissipation

Conclusions QCA is a promising nanotechnology for low energy applications Specific characteristics of QCA design require notable amount of interconnections Here: Evaluation of this impact Results indicate high impact of Interconnections with consequences on area, delay, energy Requirements for future research: Comprehensive synthesis cost model for interconnections New synthesis strategies with emphasis on reduction of interconnections Exploration of new concepts (systolic arrays, logic duplication, …)

Thank you! frasillt@uni-bremen.de

1DFKI GmbH (Germany), 2University of Bremen (Germany) Evaluating the Impact of Interconnections in Quantum-dot Cellular Automata (QCA) Frank Sill Torres1,2, Robert Wille1,3, Marcel Walter2, Philipp Niemann1,2, Daniel Große1,2, Rolf Drechsler1,2 1DFKI GmbH (Germany), 2University of Bremen (Germany) 3JKU Linz (Austria)