Front End Driver (FED) Crates and Racks +Tracker PSU racks

Slides:



Advertisements
Similar presentations
CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.
Advertisements

Questionnaire Response
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
C. Fernández Bedoya, A. Navarro, I. Redondo. C. Fernández Bedoya November 29th, Goal: Replace SC crate with simple CuOF electronics and place TSC.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
8th February 2011Electronics for Commissioning1 Signal characteristics. Readout & electronics overview. Plan.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
CSCI 4550/8556 Computer Networks Comer, Chapter 10: LAN Wiring, Physical Topology, and Interface Hardware.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:
Electrical & Control CM40 Daresbury Laboratory. CM40 Electrical Infrastructure Update RRM2 Latest Latest on Installation Progress Rack Allocations Racks.
ZTF Interconnecting Scheme Stephen Kaye
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
John Coughlan CMS Week Mar FED Update FED Production Status Transition Card.
Electrical and Optical Cables Installation at P5 What When How H. Breuker
Electronic Systems Support LHC Crates 2005 Paul Harwood PH Electronic Systems Support Group (PH-ESS) Meeting Sept 1, 2004.
Markus Joos, EP-ESS 1 “DAQ” at the El. Pool Aim and preconditions Hardware Operating system support Low level software Middle level software High level.
15/12/10FV 1 Common DCS hardware. General ideas Centralized system: o Common computers. Detector dedicated computers (with detector participation) only.
CM26 March 2010Slide 1 EMR Status o Intro o Construction o Magnetic shielding o Electronics o Prototype Cosmics test o Schedule Jean-Sebastien Graulich,
DAQ MICO Report Online Monitoring: –Status All histograms are now implemented Still not fully online –Only monitoring from data file (slightly offline,
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Single Board Controller Comments Roger Smith Caltech
FED optical cabling issues Matthew Pearson. Meeting with Jan and Francois at tracker week Discussed the TTC splitter and optical cabling paper design.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
PH/DT2 Scientific Tea PH-DT2 Scientific Tea, 29 April 2005 : The CMS Tracker - Mechanical Aspects Antti Onnela, PH-DT2: 1. CMS Tracker and.
D.Macina TS/LEATOTEM Meeting25/02/2004 Roman Pot test at the SPS Test of the Roman Pot prototype in the SPS proposed in December 2003 (CERN/LHCC ):
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
FTK infrastructures and DCS 02/12/20101FTK Initial Design Review - A. Lanza  Crates  Single rack layout  Cabling  Rack placement  DSS  DCS.
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
Development of T3Maps adapter boards
D. Breton, S. Simion February 2012
Institute of Nuclear Physics Polish Academy of Sciences
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Update on ‘Real estate’ for Level-0
AFE II Status First board under test!!.
EMU Slice Test Run Plan a working document.
CMS EMU TRIGGER ELECTRONICS
Electrical and electronic systems projects
Jan Królikowski Warsaw University
2S module geometry updates Module positioning concepts
CDR Project Summary and Issues
SCT/Pixel Draft Rack Layout rcj
The Read Out Driver for the ATLAS Muon Precision Chambers
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
on behalf of Barrel RPC Collaboration
The CMS Tracking Readout and Front End Driver Testing
The Trigger Control System of the CMS Level-1 Trigger
FED Design and EMU-to-DAQ Test
Presentation transcript:

Front End Driver (FED) Crates and Racks +Tracker PSU racks Matthew Pearson RAL m.pearson@rl.ac.uk Electronics Week November 2002 Matthew Pearson 21/02/2019

Considerations How many FEDs per crate? How shall we arrange the FEDs? Don’t mix FEDs from different partitions In crates? In racks? Separate into +/-? Do we need to reserve space in case we need to use more FEDs than we expect? (if data rate per FRL is >200Mbytes/s) Can we keep the S-LINK64 short enough? (Has to be less than 15m) Matthew Pearson 21/02/2019

How many FEDs per partition? 440 FEDs in total 4 Partitions: TEC+, TEC-, TIB+TID, TOB Partition Layer #FEDs TEC+ (1-3,4-6,7-8,9) (40,32,16,8) = 96 TEC- (1-3,4-6,7-8,9) (40,32,16,8) = 96 TIB+TID 2*(1,2,3,4)+2*(1,2,3) 2*(12,16,6,8) + 2*(5,5,5) = 114 TOB 2*(1,2,3,4,5,6) 2*(11,12,7,8,14,15) = 134 What’s the best way to arrange these? Note: Data rate per FED is highest for TIB1 and TEC7,8,9 Matthew Pearson 21/02/2019

How many FEDs per crate? VME64 crates have 21 9U slots (see reference 1) 17-19 FEDs per crate ---- Depending on other modules used. Other modules: Spare slots (eg. Tester board) 1 or 2 less slots in each crate FMM (Fast Merging Module) Or something similar, which may be a transition card on the back-plane. 1 less slot in each crate (?) Crate or rack controllers? 1 less slot in each crate Matthew Pearson 21/02/2019

Crate/Rack Controllers Remote PC based crate controllers are favoured. Need VME interface module in each crate Interface module has to be 6U A 6U module needs 6U-9U adapter. (only takes up one slot) 6U 9U Frame 400mm 160mm VME Backplane Matthew Pearson 21/02/2019

Number of crates Partition #Crates TEC+ 6 TEC- 6 TIB+TID 7 TOB 8 Assume a given crate contains FEDs from only 1 partition. If 17 or 18 FEDs per crate: Partition #Crates TEC+ 6 TEC- 6 TIB+TID 7 TOB 8 For 19 FEDs per crate: Partition #Crates TEC+ 6 TEC- 6 TIB+TID 6 TOB 8 Matthew Pearson 21/02/2019

How many racks? Don’t mix partitions in a rack. Partition #Racks * 07/16/96 How many racks? Don’t mix partitions in a rack. Partition #Racks TEC+ 2 TEC- 2 TIB+TID 3 TOB 3 TOTAL: 10 racks true for both 17 or 18 FEDs per crate. for 19 FEDs per crate we save one rack. …also, dedicated DAQ racks for each partition (64 FRLs per DAQ rack). 3 crates per rack * Matthew Pearson 21/02/2019

Suggested FED rack layout * 07/16/96 Suggested FED rack layout 1.0m 1.5m A B C Need PC racks for FEDs and DAQ FED racks are grouped to assist in cabling (Francois) Each DAQ is close to FEDs from same partition 1 DAQ DAQ 2 TIB+TID TOB 3 TIB+TID TOB 4 TIB+TID TOB 5 DAQ DAQ 6 FED PCs DAQ 7 DAQ DAQ 8 TEC- TEC+ 9 TEC- TEC+ 10 TEC- TEC+ 11 12 13 . * S-LINK length minimised (<10m) Matthew Pearson 21/02/2019

TIB+TID Crates Assuming 17 FEDs per crate FRLs TIB4 (16) TID3 (10) (The number of FEDs in each crate is shown in brackets) FRLs TIB4 (16) TID3 (10) TID1 FRLs TIB2+ (16) TID2+ (5) TIB1+ (12) TID2- (5) TIB2- (16) TIB3 (12) TIB1- (12) B1 B2 B3 B4 B5 Matthew Pearson 21/02/2019

TOB Crates FRLs TOB1 (17) TOB1 (5) TOB2- (12) TOB5+ (14) TOB3 (14) (15) TOB6+ TOB4 (16) FRLs TOB2+ (12) C1 C2 C3 C4 C5 Matthew Pearson 21/02/2019

TEC+/- Crates FRLs TEC1-3 (15) TEC1-3 (10) TEC4-6 (16) TEC7-8 (16) C7/B7 C8/B8 C9/B9 C10/B10 Matthew Pearson 21/02/2019

S-LINK64 cable length the S-LINK cable lengths between FEDs and The S-LINK64 standard will be used for the FED-FRL connection. If using S-LINK PCI source card on VME transition card, the link runs at 66MHz. This has been shown to be OK for cable length of 15m. Therefore: the S-LINK cable lengths between FEDs and FRLs of <10m are OK. Matthew Pearson 21/02/2019

Some other S-LINK points We would like to run FED at 40 or 80MHz (320 or 640Mbytes/s). For convenience To run as fast as possible (to cope with unexpected high data rates) If FED runs at 80MHz, we will get back-pressure signals from the S-LINK source card. An alternative is to drive the S-LINK directly from the FED FPGA. We could then run at any speed up to 100MHz (the S-LINK standard limit) – but would prefer to run at 80MHz This would place tighter restrictions on the S-LINK cable length. How much tighter????? Matthew Pearson 21/02/2019

Tracker PSU racks Current base-line plan is to place TK PSUs in the Experimental Hall (UXC55). 20 racks for SST 2 racks for Pixel 4 racks for 48V DC PSUs (estimates from Horst) Allocate space: 2*9 racks on Upper Balcony in central position 2*4 racks on Middle Balcony in central position Still things to consider (accessibility, maintenance, cost, radiation and magnetic field issues ...) Matthew Pearson 21/02/2019

Summary A scheme has been presented detailing the FED layout within the crates and racks, and the placement of the racks in USC55. Note: If the scheme is approved, and once the cables are cut by Francois, nothing can be changed. Matthew Pearson 21/02/2019

References Technical specification for subracks for LHC experiments http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/rackscrates.html 2. The S-LINK 64 bit extension specification: S-LINK64 http://his.web.cern.ch/HIS/s-link/spec/ 3. CMS DAQ: Technical Design Report 4. Rack layout in USC55 http://cmsdoc.cern.ch/~wsmith/USC55_racks_v36.html Matthew Pearson 21/02/2019