Unit 3 Simplification and K-map

Slides:



Advertisements
Similar presentations
Prof. Sin-Min Lee Department of Computer Science
Advertisements

Combinational Logic Circuits Chapter 2 Mano and Kime.
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2 Dr. Costas Kyriacou and Dr. Konstantinos.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Computer Programming Skills Revision Prepared by: Ghader Kurdi.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Computer Engineering (Logic Circuits) (Karnaugh Map)
T,JK-flip-flop, Midterm 1 Revision Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Karnaugh Maps (K-Maps)
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 Part 3 Tom Kaminski & Charles.
Chapter 3 Special Section Focus on Karnaugh Maps.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
THE K-MAP.
KARNAUGH MAP A Karnaugh map (K Map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Homework Reading Machine Projects Labs
Combinational Logic Circuits
Prof. Sin-Min Lee Department of Computer Science
ECE/CS 352 Digital Systems Fundamentals
Dr. Clincy Professor of CS
Digital Logic and Design
Karnaugh Maps (K-Maps)
Dr. Clincy Professor of CS
BASIC & COMBINATIONAL LOGIC CIRCUIT
CSC 220: Computer Organization
Introduction to Digital Systems Lecturer: 潘欣泰
Unit 7 Sequential Circuits (Flip Flop)
Unit 5 COMBINATIONAL CIRCUITS-1
Dr. Clincy Professor of CS
CSC 220: Computer Organization Logic Gates and Functions
CSC 220: Computer Organization
Dr. Clincy Professor of CS
Unit 10 Arithmetic-logic Units
CSC 220: Computer Organization COMBINATIONAL CIRCUITS-2
CS Chapter 3 (3A and ) – Part 3 of 5
Dr. Clincy Professor of CS
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Chapter 3 Special Section
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Chapter 11 (Part 2): Boolean Algebra
Computer Architecture
Presentation transcript:

Unit 3 Simplification and K-map College of Computer and Information Sciences Department of Computer Science CSC 220: Computer Organization Unit 3 Simplification and K-map

Overview Minimal Sum of Product (MSP) K-Map Four Steps Unit 3: Simplification and K-map Overview Minimal Sum of Product (MSP) K-Map Four Steps Don’t Care Condition Four Variable K-Map Chapter-2 M. Morris Mano, Charles R. Kime and Tom Martin, Logic and Computer Design Fundamentals, Global (5th) Edition, Pearson Education Limited, 2016. ISBN: 9781292096124

Prove?

Example 1

Example 2

Example 3

Example 4 MSP Minimal Sum of Product

Example 5

Example 5

yz wx

Example 6

Example 7

Example 7

Example 8

Example 9

Example 9 Dr Mohamed A Berbar

Example 8

Conclusion Kmaps provide an easy graphical method of simplifying Boolean expressions. A Kmap is a matrix consisting of the outputs of the minterms of a Boolean function. In this section, we have discussed 2- 3- and 4- input Kmaps. This method can be extended to any number of inputs through the use of multiple tables.

Conclusion Recapping the rules of Kmap simplification: Groupings can contain only 1s; no 0s. Groups can be formed only at right angles; diagonal groups are not allowed. The number of 1s in a group must be a power of 2 – even if it contains a single 1. The groups must be made as large as possible. Groups can overlap and wrap around the sides of the Kmap. Use don’t care conditions when you can.