3.

Slides:



Advertisements
Similar presentations
Lecturer PSOE Dan Garcia
Advertisements

CENG 311 Decisions in C/Assembly Language
Goal: Write Programs in Assembly
Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.
Lecture 5: MIPS Instruction Set
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /15/2013 Lecture 11: MIPS-Conditional Instructions Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 5: Data Transfer Instructions / Control Flow Instructions Partially adapted from Computer.
Chapter 2 Instructions: Language of the Computer
Chapter 2.
Computer Architecture CSCE 350
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 6 – Introduction to MIPS Data Transfer & Decisions I Pieter Abbeel’s recent.
Chap.2: Instructions: Language of the computer Jen-Chang Liu, Spring 2006 Adapted from
CS61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Normal C Memory Management °A program’s address space contains 4 regions: stack: local variables, grows downward heap: space requested for pointers via.
CS 61C L09 Introduction to MIPS: Data Transfer & Decisions I (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Elec2041 lec-11-mem-I.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lecture 11: Memory Access - I
Lecture 4: Loads, Logic, Loops. Review Memory is byte-addressable, but lw and sw access one word at a time. These instructions transfer the contents of.
CS61C L7 MIPS Decisions (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS61C L7 MIPS: Load & Store, Decisions (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CS61C L7 MIPS Decisions (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #7 – MIPS.
CS 61C L07 MIPS Memory (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #7: MIPS Memory & Decisions.
Lecture 5 Sept 14 Goals: Chapter 2 continued MIPS assembly language instruction formats translating c into MIPS - examples.
CS1104 Assembly Language: Part 1
Data Transfer & Decisions I (1) Fall 2005 Lecture 3: MIPS Assembly language Decisions I.
CS61C L09 Introduction to MIPS : Data Transfer and Decisions (1) Garcia, Spring 2007 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
More decisions and logic (1) Fall 2010 Lecture 4: Loads, Logic, Loops.
9/29: Lecture Topics Memory –Addressing (naming) –Address space sizing Data transfer instructions –load/store on arrays on arrays with variable indices.
Intel has developed a new technique to generate random numbers that is suitable for integration directly into the CPU! This circuit can turn out 2.4 billion.
Topic 8: Data Transfer Instructions CSE 30: Computer Organization and Systems Programming Winter 2010 Prof. Ryan Kastner Dept. of Computer Science and.
COSC 2021: Computer Organization Instructor: Dr. Amir Asif Department of Computer Science York University Handout # 3: MIPS Instruction Set I Topics: 1.
11/02/2009CA&O Lecture 03 by Engr. Umbreen Sabir Computer Architecture & Organization Instructions: Language of Computer Engr. Umbreen Sabir Computer Engineering.
IT 251 Computer Organization and Architecture More MIPS Control Instructions Chia-Chi Teng.
Lecture 4: MIPS Instruction Set
CHAPTER 6 Instruction Set Architecture 12/7/
Chapter 2 Decision-Making Instructions (Instructions: Language of the Computer Part V)
Computer Architecture CSE 3322 Lecture 3 Assignment: 2.4.1, 2.4.4, 2.6.1, , Due 2/3/09 Read 2.8.
Chapter 2 CSF 2009 The MIPS Assembly Language. Stored Program Computers Instructions represented in binary, just like data Instructions and data stored.
Computer Organization CS224 Fall 2012 Lessons 7 and 8.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 11 Conditional Operations.
Assembly Variables: Registers Unlike HLL like C or Java, assembly cannot use variables – Why not? Keep Hardware Simple Assembly Operands are registers.
CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.
MIPS: Load & Store, Decisions. Memory management review Three 3’s Picking blocks off free list  best-, first-, next-fit Attempts to solve external fragmentation.
MIPS Instruction Set Advantages
CS2100 Computer Organisation
Introduction Words of a computer’s language are called its instructions Its vocabulary is its instruction set. Goal: Find a language that makes it easy.
MIPS Coding Continued.
Lecture 4: MIPS Instruction Set
Computer Architecture & Operations I
RISC Concepts, MIPS ISA Logic Design Tutorial 8.
Lecturer SOE Dan Garcia
CS170 Computer Organization and Architecture I
The University of Adelaide, School of Computer Science
Instructions - Type and Format
Lecture 4: MIPS Instruction Set
Systems Architecture Lecture 5: MIPS Instruction Set
Logical and Decision Operations
ECE232: Hardware Organization and Design
C second, objective-c, Go up!
Lecturer SOE Dan Garcia
The University of Adelaide, School of Computer Science
Computer Instructions
COMS 361 Computer Organization
COMS 361 Computer Organization
COMS 361 Computer Organization
MIPS Assembly.
MIPS Coding Continued.
MIPS assembly.
9/27: Lecture Topics Memory Data transfer instructions
Instruction Set Architecture
MIPS instructions.
Presentation transcript:

3

Anatomy of a Computer These are “data transfer” instructions… Registers are in the datapath of the processor; if operands are in memory, we must transfer them to the processor to operate on them, and then transfer back to memory when done Personal Computer Computer Processor Memory Devices Control (“brain”) Input Store (to) Datapath Registers Output Load (from) These are “data transfer” instructions…

Data Transfer: Memory to Reg To transfer a word of data, we need to specify two things: Register: specify this by # ($0 - $31) or symbolic name ($s0,…, $t0, …) Memory address: more difficult Think of memory as a single one-dimensional array, so we can address it simply by supplying a pointer to a memory address Other times, we want to be able to offset from this pointer Remember: “Load FROM memory”

Data Transfer: Memory to Reg To specify a memory address to copy from, specify two things: A register containing a pointer to memory A numerical offset (in bytes) The desired memory address is the sum of these two values Example: 8($t0) specifies the memory address pointed to by the value in $t0, plus 8 bytes

Data Transfer: Memory to Reg Load Instruction Syntax: 1 2,3(4) where 1) operation name 2) register that will receive value 3) numerical offset in bytes 4) register containing pointer to memory MIPS Instruction Name: lw (meaning Load Word, so 32 bits or one word are loaded at a time)

Data Transfer: Memory to Reg Data flow Example: lw $t0,12($s0) This instruction will take the pointer in $s0, add 12 bytes to it, and then load the value from the memory pointed to by this calculated sum into register $t0 Notes: $s0 is called the base register 12 is called the offset offset is generally used in accessing elements of array or structure: base reg points to beginning of array or structure

Data Transfer: Reg to Memory Also want to store from register into memory Store instruction syntax is identical to Load’s MIPS Instruction Name: sw (meaning Store Word, so 32 bits or one word are loaded at a time) Example: sw $t0,12($s0) This instruction will take the pointer in $s0, add 12 bytes to it, and then store the value from register $t0 into that memory address Remember: “Store INTO memory” Data flow

Pointers vs. Values Key Concept: A register can hold any 32-bit value. That value can be a (signed) int, an unsigned int, a pointer (memory address), and so on If you write add $t2,$t1,$t0 then $t0 and $t1 better contain values If you write lw $t2,0($t0) then $t0 better contain a pointer Don’t mix these up!

Addressing: Byte vs. word Every word in memory has an address, similar to an index in an array Early computers numbered words like C numbers elements of an array: Memory[0], Memory[1], Memory[2], … Computers needed to access 8-bit bytes as well as words (4 bytes/word) Today machines address memory as bytes, (i.e.,“Byte Addressed”) hence 32-bit (4 byte) word addresses differ by 4 Memory[0], Memory[4], Memory[8], … Called the “address” of a word

Compilation with Memory What offset in lw to select A[5]which is array of 100 WORDS ? 4x5=20 to select A[5]: byte vs. word Compile by hand using registers: g = h + A[5]; g: $s1, h: $s2, $s3:base address of A 1st transfer from memory to register: lw $t0,20($s3) # $t0 gets A[5] Add 20 to $s3 to select A[5], put into $t0 Next add it to h and place in g add $s1,$s2,$t0 # $s1 = h+A[5]

Example Convert to assembly in which A is an array of 100 WORDS: C code: A[3] = A[2] + A[0]; $s3: base address of A (done in class)

Loading, Storing Bytes In addition to word data transfers (lw, sw), MIPS has byte data transfers load byte: lb store byte: sb same format as lw, sw Example: lb $s0, 3($s1) contents of memory location with address = sum of “3” + contents of register s1 is copied to the low byte position of register s0

Notes about Memory Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by 1 Many an assembly language programmer has toiled over errors made by assuming that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes Also, for both lw and sw, the sum of the base address and the offset must be a multiple of 4 (to be word aligned)

More Notes about Memory: Alignment MIPS requires that all words start at byte addresses that are multiples of 4 bytes Called Alignment: objects must fall on address that is multiple of their size Last hex digit of address is: 0 1 2 3 Aligned Not 0, 4, 8, or Chex 1, 5, 9, or Dhex 2, 6, A, or Ehex 3, 7, B, or Fhex

Role of Registers vs. Memory What if more variables than registers? Compiler tries to keep most frequently used variables in registers Less common in memory: spilling Why not keep all variables in memory? Smaller is faster: registers are faster than memory Registers more versatile: MIPS arithmetic instructions can read 2, operate on them, and write 1 per instruction MIPS data transfer only read or write 1 operand per instruction, and no operation

So Far... All instructions so far only manipulate data…we’ve built a calculator In order to build a computer, we need ability to make decisions… C (and MIPS) provide labels to support “goto” jumps to places in code C: Horrible style; MIPS: Necessary!

C Decisions: if Statements 2 kinds of if statements in C if (condition) clause if (condition) clause1 else clause2 Rearrange 2nd if into following: if (condition) goto L1; clause2; goto L2; L1: clause1; L2: Not as elegant as if-else, but same meaning

MIPS Decision Instructions Decision instruction in MIPS: beq register1, register2, L1 beq is “Branch if (registers are) equal” Same meaning as (using C): if (register1==register2) goto L1 Complementary MIPS decision instruction bne register1, register2, L1 bne is “Branch if (registers are) not equal” Same meaning as (using C): if (register1!=register2) goto L1 Called conditional branches

MIPS Goto Instruction In addition to conditional branches, MIPS has an unconditional branch: j label Called a Jump Instruction: jump (or branch) directly to the given label without needing to satisfy any condition Same meaning as (using C): goto label Technically, it’s the same as: beq $0,$0,label since it always satisfies the condition

Compiling If Statements The University of Adelaide, School of Computer Science 22 February 2019 Compiling If Statements C code: if (i==j) f = g+h; else f = g-h; f, g, … in $s0, $s1, … Compiled MIPS code: bne $s3, $s4, Else add $s0, $s1, $s2 j Exit Else: sub $s0, $s1, $s2 Exit: … Chapter 2 — Instructions: Language of the Computer

Two “Logic” Instructions Here are 2 more new instructions Shift Left: sll $s1,$s2,2 #s1=s2<<2 Store in $s1 the value from $s2 shifted 2 bits to the left, inserting 0’s on right; << in C Before: 0000 0002hex 0000 0000 0000 0000 0000 0000 0000 0010two After: 0000 0008hex 0000 0000 0000 0000 0000 0000 0000 1000two What arithmetic effect does shift left have? Shift Right: srl is opposite shift; >>

Compiling Loop Statements The University of Adelaide, School of Computer Science 22 February 2019 Compiling Loop Statements C code: while (save[i] == k) i += 1; i in $s3, k in $s5, address of save in $s6 Compiled MIPS code: Loop: sll $t1, $s3, 2 add $t1, $t1, $s6 lw $t0, 0($t1) bne $t0, $s5, Exit addi $s3, $s3, 1 j Loop Exit: … Chapter 2 — Instructions: Language of the Computer

The University of Adelaide, School of Computer Science 22 February 2019 The Swamp Example temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; v in $a0, k in $a1, temp in $t0 sll $t1, $a1, 2 # $t1 = k * 4 add $t1, $a0, $t1 # $t1 = v+(k*4) # (address of v[k]) lw $t0, 0($t1) # $t0 (temp) = v[k] lw $t2, 4($t1) # $t2 = v[k+1] sw $t2, 0($t1) # v[k] = $t2 (v[k+1]) sw $t0, 4($t1) # v[k+1] = $t0 (temp) Chapter 2 — Instructions: Language of the Computer

Loops in C/Assembly (done in class) Compile into MIPS; A[] is an array of ints do { g = g + A[i]; i = i + j; } while (i != h); Use this mapping: g, h, i, j, base of A $s1, $s2, $s3, $s4, $s5 (done in class)