Dimensions 6U board 9U board

Slides:



Advertisements
Similar presentations
First Tests of a GTL-Prototype-Card using XDAQ S. Kostner, J. Strauss and A. Taurok (Hephy, Vienna) with help from J. Gutleber (CERN)
Advertisements

Basic Setting Out.
Supermicro © 2009Confidential MCP N installation guide Rech Weng.
Bob Hirosky UVA 8/1/02 Summary of DØ Alpha hardware status* Appx. 10 trustworthy Alphas from two production runs (24+12). MBus PIO difficulties currently.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Matti Iskanius Link system board size scenarios Scenario mm boards, crate on the front of the rack + no major changes in layout (minimum.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 6 February 2003 Status of SPECS  SPECS-SLAVE architecture I2C implementation JTAG implementation.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Bob Howard 10/22/2011.  How many connectors do you need ◦ Max DC/Servo Motor Controllers is 4 so use 4  How long should the connectors be ◦
Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:
ZTF Interconnecting Scheme Stephen Kaye
Figure 1-2 Inside the computer case
Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.
Chiho Wang ATLAS TRT Duke University CERN, Feb Fuse Box Status Chiho Wang Duke University.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
26 April 2013 Immanuel Gfall (HEPHY Vienna) Belle II SVD Overview.
This file contains a block diagram and some functional notes on the L2Beta 9U card design. Results of discussions among Philippe Cros, Drew Baden, and.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
Computer Disassembly and Reassembly Presentation by: James Hinton, Derrick Sartain, and Steve Evans.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Hard Drive Replacement Installing and removing hard disk drives in desktop computers.
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
PACS IBDR 27/28 Feb 2002 Digital Processing Unit1/16 DPU PRESENTATION R.Orfei & S. Pezzuto CNR- IFSI.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
For Official Use Only; Information herein NOT Approved for Export; Contains Proprietary Protected Information; NOT for Public Release 1 WIPER PDR Stanford,
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
Tools you will need #8 Torx driver #10 Torx driver Standard Phillips screwdriver Small (jewelers)Phillips screwdriver Small standard screwdriver.
Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,
Coordinate Detector: prototype design General idea about the Coordinate Detector (CDET) so far: Three independent vertical planes with 15 cm plastic shield.
Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – TOTEM Front End Driver VME64x Host Board OptoRX Firmware.
HV Cable and Snout Conflict: Problem and Possible Fix James Mott g-2 Tracker Meeting 02/25/16.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Large GEM prototype production NS2 technique. Reminder NS2 technic 10 to 15mm Readout connector O-ring Drift electrode Free to slide External screws to.
Hard drive 6U board 9U board Add-on Magic bus PCI Control signals VME EIDE mezzanine board Altera APEX 20K200 Fineline BGA 484 AMCC S5935 PQFP 160 TTL.
Unit 1 Computer Motherboard. Computer systems, such as desktop computers, laptop computers, work stations, and servers, are information handling systems.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part3
Computer systems is a 10-credit unit
IAPP - FTK workshop – Pisa march, 2013
Baby-MIND Modules & Services
CSC EMU Muon Port Card (MPC)
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF
Mechanics for front-end Electronics Of T2K-II TPCs – A Few Conceptual Ideas D. Calvet, Irfu, CEA Saclay, Gif sur Yvette Cedex, FRANCE.
University of California, Los Angeles Endcap Muon Purdue
HB RM prototype component status
MicroTCA Common Platform For CMS Working Group
ECAL OD Electronic Workshop 7-8/04/2005
ALCT Production, Cable Tests, and TMB Status
University of California Los Angeles
University of California Los Angeles
Christophe Beigbeder/ PID meeting
CSC Trigger Update Specific issues:
Electronics: Demod + 4Q FE
המחשב הנייד ערך והכין: אלי סומר.
CSC Trigger Muon Port Card & Sector Processor in production
University of California Los Angeles
University of California Los Angeles
SP Main FPGA & DT transition card design status
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

Dimensions 6U board 9U board This document contains a recent collection of slides collected from Philippe Cros by Bob Hirosky Dimensions 400 mm 160 mm 6U board 233 mm 366 mm 9U board

The proportions of the boards are respected Geometry of the boards 9U board 6U board Hard drive mezzanine board The proportions of the boards are respected

Geometry of the boards (profile view) 9U components side (a few thin (height : 1.20 mm) TTL drivers will be on the other side) 6U components side mezzanine components side PCI interface TTL drivers Hard drive 9U board 6U board 9U board The proportions of the boards are respected ~12mm

Electronics placement 9U board 6U board VME TTL driver mezzanine board Hard drive VME EPROM TTL driver PCI PLX 9054 PQFP 176 TTL drivers Local bus ECL drivers EIDE Magic bus Display XCV405E BGA 676 EPROM Xilinx Virtex-E 1.8V Extended memory Fineline BGA 676 The proportions of the boards are respected

the mezzanine board is modified with a ‘Rigid Flex’ cable EPROM EPROM PCI PCI PLX9054 PQFP 176 PLX9054 PQFP 176 No connectors The board and cable are in one piece local bus local bus

The proportions of the boards are respected Mechanics placement Display 9U board 6U board VME TTL driver mezzanine board VME EPROM TTL driver PCI PLX 9054 PQFP 176 EIDE TTL drivers Local bus ECL drivers Magic bus XCV405E BGA 676 EPROM The proportions of the boards are respected view next page

The proportions of the boards are respected 9U board from the factory The proportions of the boards are respected

The proportions of the boards are respected most components are assembled TTL driver TTL driver TTL drivers EIDE ECL drivers Add-on Magic bus clk40MHz EPROM Altera APEX 20K200 Fineline BGA 484 FIFOs The proportions of the boards are respected

The proportions of the boards are respected the inside cut is sawed, the VME connectors are soldered TTL driver TTL driver TTL drivers EIDE ECL drivers Add-on Magic bus clk40MHz EPROM Altera APEX 20K200 Fineline BGA 484 FIFOs The proportions of the boards are respected

The proportions of the boards are respected the front pannel and support bars are screwed TTL driver TTL driver TTL drivers EIDE ECL drivers Add-on Magic bus clk40MHz EPROM Altera APEX 20K200 Fineline BGA 484 FIFOs The proportions of the boards are respected

The proportions of the boards are respected Mechanics placement VME 9U board VME XCV405E BGA 676 The proportions of the boards are respected

Grounding of the boards 9U board 6U board backplane mezzanine board The proportions of the boards are respected