Computer Architecture: A Science of Tradeoffs

Slides:



Advertisements
Similar presentations
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
Advertisements

Lecture 8 Dynamic Branch Prediction, Superscalar and VLIW Advanced Computer Architecture COE 501.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture VLIW Steve Ko Computer Sciences and Engineering University at Buffalo.
AMD OPTERON ARCHITECTURE Omar Aragon Abdel Salam Sayyad This presentation is missing the references used.
1 Advanced Computer Architecture Limits to ILP Lecture 3.
Department of Computer Science iGPU: Exception Support and Speculative Execution on GPUs Jaikrishnan Menon, Marc de Kruijf Karthikeyan Sankaralingam Vertical.
Microarchitecture is Dead AND We must have a multicore interface that does not require programmers to understand what is going on underneath.
Multiprocessors ELEC 6200: Computer Architecture and Design Instructor : Agrawal Name: Nam.
EECS 470 Superscalar Architectures and the Pentium 4 Lecture 12.
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
7/2/ _23 1 Pipelining ECE-445 Computer Organization Dr. Ron Hayne Electrical and Computer Engineering.
Lect 13-1 Lect 13: and Pentium. Lect Microprocessor Family  Microprocessor  Introduced in 1989  High Integration  On-chip 8K.
Computer Architecture and Organization
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
TRIPS – An EDGE Instruction Set Architecture Chirag Shah April 24, 2008.
INTRODUCTION Crusoe processor is 128 bit microprocessor which is build for mobile computing devices where low power consumption is required. Crusoe processor.
1 Instruction Sets and Beyond Computers, Complexity, and Controversy Brian Blum, Darren Drewry Ben Hocking, Gus Scheidt.
Nicolas Tjioe CSE 520 Wednesday 11/12/2008 Hyper-Threading in NetBurst Microarchitecture David Koufaty Deborah T. Marr Intel Published by the IEEE Computer.
Frank Casilio Computer Engineering May 15, 1997 Multithreaded Processors.
Computer Organization and Design Computer Abstractions and Technology
Spring 2003CSE P5481 VLIW Processors VLIW (“very long instruction word”) processors instructions are scheduled by the compiler a fixed number of operations.
Comparing Intel’s Core with AMD's K8 Microarchitecture IS 3313 December 14 th.
ARM for Wireless Applications ARM11 Microarchitecture On the ARMv6 Connie Wang.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
Lecture 2: Computer Architecture: A Science ofTradeoffs.
Computer Architecture 2 nd year (computer and Information Sc.)
Data Management for Decision Support Session-4 Prof. Bharat Bhasker.
Pipelining and Parallelism Mark Staveley
1 chapter 1 Computer Architecture and Design ECE4480/5480 Computer Architecture and Design Department of Electrical and Computer Engineering University.
UltraSPARC III Hari P. Ananthanarayanan Anand S. Rajan.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
3/12/2013Computer Engg, IIT(BHU)1 PARALLEL COMPUTERS- 2.
15-740/ Computer Architecture Lecture 2: ISA, Tradeoffs, Performance Prof. Onur Mutlu Carnegie Mellon University.
CS 352H: Computer Systems Architecture
Nios II Processor: Memory Organization and Access
15-740/ Computer Architecture Lecture 4: Pipelining
Lecture 5 Approaches to Concurrency: The Multiprocessor
15-740/ Computer Architecture Lecture 3: Performance
CS5102 High Performance Computer Systems Thread-Level Parallelism
Computer architecture and computer organization
15-740/ Computer Architecture Lecture 4: ISA Tradeoffs
CS161 – Design and Architecture of Computer Systems
Advanced Topic: Alternative Architectures Chapter 9 Objectives
Architecture & Organization 1
Introduction to Pentium Processor
Computer Architecture
The University of Texas at Austin
Introduction, Focus, Overview
Architecture & Organization 1
Superscalar Pipelines Part 2
Levels of Parallelism within a Single Processor
ECEG-3202 Computer Architecture and Organization
Intro to Architecture & Organization
Chapter 17 Parallel Processing
Samira Khan University of Virginia Sep 12, 2018
ECEG-3202 Computer Architecture and Organization
Introduction to Heterogeneous Parallel Computing
Overview Prof. Eric Rotenberg
Levels of Parallelism within a Single Processor
CSC3050 – Computer Architecture
Introduction, Focus, Overview
The University of Adelaide, School of Computer Science
CAPS project-team Compilation et Architectures pour Processeurs Superscalaires et Spécialisés.
Instruction Level Parallelism
Computer Architecture Assembly Language
Presentation transcript:

Computer Architecture: A Science of Tradeoffs

Outline The ISA The Microarchitecture The System level

The ISA (visible to the software) Dynamic/Static Interface What at compile time, what at run time Rich instruction set vs. simpler instruction set Fixed-length, Uniform Decode vs. … Condition codes vs. … Load/Store vs. … Help for the Programmer vs. help for the uarchitect Addressing modes Data types Unaligned accesses

The ISA (continued) Hardware interlocks vs. … VLIW vs. … 0,1,2,3 address machine Compatibility vs. a new ISA Precise exceptions vs. …

The Microarchitecture (under the hood) CPI vs. cycle time (or, IPC vs. frequency) in-order vs. out-of-order execution Speculate vs. stand around and wait Issue-width ASIC vs. programmed control Use of chip real estate Better branch predictor Accelerators Microcode Pipeline depth Cache structures

Microarchitecture (continued) Fault tolerance Yesterday: Tandem (Two cores in lock step) Tomorrow: repeat to remove soft errors (or two cores in lock ..) On-chip latency – near neighbor communication Branch target buffer – saves a bubble on taken branch Partitioning – until when?

The System Homogeneous vs heterogeneous cores One interface to software or more than one Interconnection structure Inter-core cache organization Implications of the memory controller Prefetching in a multicore environment MP granularity (loosely coupled vs. tightly) Distributed shared memory versus centralized Use of commodity vs tailored parts What do we integrate on chip Memory controller Analog devices