A general method for TF It’s systematic Uses Mason’s formula

Slides:



Advertisements
Similar presentations
Chapter 7 Operational-Amplifier and its Applications
Advertisements

2.7 Signal-Flow Graph models (信号流图模型) Why SFG? Block Diagrams are adequate for representation, but cumbersome. SFG provides the relation between system.
Block diagrams & Signal flow graphs
IDEAL OPERATIONAL AMPLIFIER AND OP-AMP CIRCUITS
Objective of Lecture Apply the ‘almost ideal’ op amp model in the following circuits: Inverting Amplifier Noninverting Amplifier Voltage Follower Summing.
Electronic Circuits Laboratory EE462G Simulation Lab #9 The BJT Differential Amplifier.
Control Engineering Lecture #2 Lecture #2 9 th Sep, th Sep,2009.
Nodes : variables branches : gains e.g.y = a ∙ x e.g.y = 3x + 5z – 0.1y Signal Flow Graph xy a xz y
Lec 4 . Graphical System Representations and Simplifications
Three basic forms G1G1 G2G2 G2G2 G1G1 G1G1 G2G2 G1G1 G2G2 G1G1 G2G2 G1G1 G1G1 G2G2 1+ cascade parallelfeedback.
Signal Flow Graphs Lect # 06.
Emitter-Stabilized Bias Circuit Load Line Analysis.
ELECTRIC CIRCUITS ECSE-2010 Spring 2003 Class 9
TECHNIQUES OF DC CIRCUIT ANALYSIS: SKEE 1023
Lesson 3: Operational Amplifier Circuits in Analog Control
Recall Last Lecture Biasing of BJT Applications of BJT
Recall Last Lecture Biasing of BJT Three types of biasing
CONTROL SYSTEM ENGINEERING
Common Base and Common Collector Amplifiers
Recall Last Lecture Biasing of BJT Three types of biasing
Recall Last Lecture Biasing of BJT Three types of biasing
Feedback No feedback : Open loop (used in comparators)
The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz
ENEE 303 4th Discussion.
Recall Last Lecture Introduction to BJT Amplifier
Recall Lecture 14 Introduction to BJT Amplifier
Examples of Negative Feedback Applications: A) Inverting Amplifiers
Lecture 13 High-Gain Differential Amplifier Design
Lec 4 . Graphical System Representations
Chapter 5: BJT AC Analysis
Voltage doubler for gate overdrive
TECHNIQUES OF DC CIRCUIT ANALYSIS: SKEE 1023

VDD M3 M1 Vbb Vin CL Rb Vo VDD Vo Vb3
Subject Name: Microelectronics Circuits Subject Code: 10EC63
Fully differential op amps
vs vb cc VDD M9 M12 M11 Iref M1 M2 vo vin- vin+= voQ = vo CL M3 M4 M13
vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 vin vin+= voQ CL vf=vin
Common-Base Amplifier

A general method for TF It’s systematic Uses Mason’s formula
Basic BJT Small-Signal Model
VDD VDD VDD M2 M2 Iref vo+ vo- CL CL M1 M1 VoQ Voc vin- vin+ – + 2*M1.
Recall Last Lecture Introduction to BJT Amplifier
For a differential amplifer: vin+=vic+vid/2, vin-=vic-vid/2
SIGNAL FLOW GRAPHS SUBMITTED BY: Mrs. RAMANDEEP KAUR
Lecture 13 High-Gain Differential Amplifier Design
vs vin- vin+ vbp vbn vbn vbb vbb VDD VDD M9 M12 M1 M2 v- v+ Iref M3 M4
Last time Reviewed 4 devices in CMOS Transistors: main device
Miller equivalent circuit
Recall Last Lecture Introduction to BJT Amplifier
Recall Last Lecture Introduction to BJT Amplifier
Bipolar Junction Transistor
Operational Amplifier (Op-Amp)-μA741
Types of Amplifiers Common source, input pairs, are transconductance
SIGNAL FLOW GRAPHS SUBMITTED BY: Mrs. SANDEEP KAUR ASST. PROFESSOR-EEE.
VDD M2 M1 Vbb Vin CL RL Vo VDD Vo Vb2
SIGNAL FLOW GRAPH.
Common source output stage:
Signal Flow Graph nodes : variables branches : gains e.g. y = a ∙ x
vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 vin vin+= voQ CL vf=vin
Control Systems (CS) Signal Flow Graphs Abdul Qadir Ansari, PhD
Ch. 5 – Operational Amplifiers
VDD VDD VDD M2 M2 Iref vo+ vo- CL CL M1 M1 VoQ Voc vin- vin+ – + 2*M1.
Common-Collector (Emitter-Follower) Amplifier
Recall Last Lecture Introduction to BJT Amplifier
Common-Collector (Emitter-Follower) Amplifier
Supplement material: Signal-Flow Graphs (SFGs)
Ch. 5 – Operational Amplifiers
Recall Last Lecture Introduction to BJT Amplifier
Presentation transcript:

A general method for TF It’s systematic Uses Mason’s formula Will use the two stage op amp to illustrate Will modify to obtain exact TF for lead compensated op amp

First step Identify all interesting node At each node (other than input), denote current going into the node and voltage of the node Find total admittance from each node to ground Find inter-node admittance

vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 Vin- vin+ CL M3 M4 R M5

Second step Find current into each node Find voltage at each node gm effects Inter-node admittance Find voltage at each node Current into the node / admittance to ground Arrange into a directed graph from input to output

vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 Vin- vin+ CL M3 M4 R M5

Mason’s Gain Formula A forward path: a path from input to output Use Mk: total gain along the k-th path A loop is a closed path in which you can start at any point, follow the arrows, and come back to the starting point Use Li: total gains along the i-th loop Loop i and loop j are non-touching if they do not share any nodes or branches

The determinant of the total graph Δ: Δk: The determinant of the residue graph excluding the k-th forward path Mason’s Gain formula:

vs vb cc Mirror node: G7, G8, D5 VDD VDD VDD M9 M12 M11 vo Iref M1 M2 vin M1 M2 vin+= voQ CL vb M3 M4 cc R M5 M6 M10 Mirror node: G7, G8, D5 M7 M8 vin2

Think of each cascade pair as a composite transistor with the same gm, but very small go. Then we can ignore the cascade transistors for small signal analysis. R is in series with ro of M1M3 pair. R is Veff/Id, so is much much smaller. Cgd1 no longer connects to M node. Cgd2 no longer connects to Vo1 node. So set both to 0.

 

vs vb cc VDD VDD VDD M9 M12 M11 vo Iref M1 M2 Vin- vin+ CL M3 M4 R M5 Rc R M5 M6 M10 M7 M8 vin2

With Miller compensation, the inter-node admittance: With lead compensation, the inter-node admittance: To get new TF, only need to divide sCc by (1+sRcCc)