Lattice-Based Computation of Boolean Functions

Slides:



Advertisements
Similar presentations
Presented by: Ms. Maria Estrellita D. Hechanova, ECE
Advertisements

Three Special Functions
Number Grid Task Task 1Task 2Task 3Task 4 Task 5Task 6Task 7Task 8 Task 9Task 10 NC Level 5 to 8.
ECE 238L Computer Logic Design Spring 2010
1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.
Cardinality & Sorting Networks. Cardinality constraint Appears in many practical problems: scheduling, timetabling etc’. Also takes place in the Max-Sat.
ELE 523E COMPUTATIONAL NANOELECTRONICS
Combinational Digital Circuits. Measurement Our world is an analog world. Measurements that we make of the physical objects around us are never in discrete.
Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,
BOOLEAN FUNCTION PROPERTIES
CHAPTER 2 Boolean Algebra
Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco,
Decimal Binary Octal Hex
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Copyright 2013, 2010, 2007, Pearson, Education, Inc. Section 3.7 Switching Circuits.
Slide Copyright © 2009 Pearson Education, Inc. 3.7 Switching Circuits.
Combinational Logic 1.
Discrete Mathematics and Its Applications.  The English mathematician George Boole ( ) sought to give symbolic form to Aristotle's system of.
Dr. Eng. Farag Elnagahy Office Phone: King ABDUL AZIZ University Faculty Of Computing and Information Technology CPCS 222.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Lattice-Based Computation of Boolean Functions Mustafa Altun and Marc Riedel University of Minnesota.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computing with Defects
ELE 523E COMPUTATIONAL NANOELECTRONICS
Figure 2.6. A truth table for the AND and OR operations. 2.3 Truth Tables 1.
© BYU 03 BA1 Page 1 ECEn 224 Boolean Algebra – Part 1.
CEC 220 Digital Circuit Design Boolean Algebra I Wed, Sept 2 CEC 220 Digital Circuit Design Slide 1 of 13.
CEC 220 Digital Circuit Design Boolean Algebra Friday, January 17 CEC 220 Digital Circuit Design Slide 1 of 22.
Chapter 4 Fundamentals of Computer Logic 1 Chapter 4: Fundamental of Computer Logic - IE337.
Boolean Functions x 2 x 3 x f mapping truth table.
ELE 523E COMPUTATIONAL NANOELECTRONICS W10: Defects and Reliability, 16/11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering Istanbul.
Marc Riedel Associate Professor, Electrical and Computer Engineering University of Minnesota ITA – Feb. 14, 2014 (“Singles’ Awareness Day”) Probability.
BDS – A BDD Based Logic Optimization System Presented by Nitin Prakash (ECE 667, Spring 2011)
Lattice Multiplication. Step 1 1)Draw a set of 2 by 2 boxes. 46 x 79 2) Cut the boxes in half diagonally. 3) Place the numbers on the outside of the boxes.
Synthesis and Optimization of Switching Nanoarrays Muhammed Ceylan Morgul Mustafa Altun, PhD Istanbul Technical University.
1 Digital Logic Design (41-135) Chapter 6 Combinational Circuit Building Blocks Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.
2.1 Matrix Operations 2. Matrix Algebra. j -th column i -th row Diagonal entries Diagonal matrix : a square matrix whose nondiagonal entries are zero.
Fundamentals of Logic Design, 7 th editionRoth/Kinney © 2014 Cengage Learning Engineering. All Rights Reserved. 1 Boolean Algebra (continued) UNIT 3.
Boolean Algebra & Logic Gates
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
ECE 301 – Digital Electronics
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Gate Circuits and Boolean Equations
CHAPTER 2 Boolean Algebra
CHAPTER 2 Boolean Algebra This chapter in the book includes:
Topic1: Boolean Algebra José Nelson Amaral
TN 221: DIGITAL ELECTRONICS 1
ECE 331 – Digital System Design
How Boolean logic is implemented
Computer Science 210 Computer Organization
Instructor: Alexander Stoytchev
The Bridge Between Symbolic Logic And Electronic Digital Computing
BASIC & COMBINATIONAL LOGIC CIRCUIT
ELE 523E COMPUTATIONAL NANOELECTRONICS
ECE 331 – Digital System Design
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
Section 4.1 Our Hindu-Arabic System & Early Positional Systems
Instructor: Alexander Stoytchev
COMS 361 Computer Organization
Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.
Section 3.7 Switching Circuits
ELE 523E COMPUTATIONAL NANOELECTRONICS
Introductory Concepts
Instructor: Alexander Stoytchev
Lecture 4 – Binary Logic and Logic Gates
Computer Architecture
Fault Mitigation of Switching Lattices under the Stuck-At Model
Presentation transcript:

Lattice-Based Computation of Boolean Functions Mustafa Altun and Marc Riedel University of Minnesota

Switch-based Boolean computation Shannon’s work: A Symbolic Analysis of Relay and Switching Circuits(1938)

1D and 2D switches

A lattice of 2D switches 3 × 3 2D switching network and its lattice form

Boolean functionality and paths Switches are controlled by Boolean literals. fL evaluates to 1 iff there exists a top-to-bottom path. gL evaluates to 1 iff there exists a left-to-right path.

Logic synthesis problem How can we implement a given target Boolean function fT with a lattice of 2D switches? Example: fT = x1x2x3+x1x4

Logic synthesis problem Example: fT = x1x2x3+x1x4+x1x5 9 TOP-TO-BOTTOM PATHS!

Our synthesis method Example: fT = x1x2x3+x1x4+x1x5 fTD = (x1+x2+x3)(x1+x4)(x1+x5) fTD = x1 + x2x4x5 + x3x4x5 Obtain the dual of fT. Assign each product of fT to a column. Assign each product of fT D to a row. Compute an intersection set for each site. Arbitrarily select a literal from an intersection set and assign it to the corresponding site.

Our synthesis method

Math behind the method – Theorem 1 Theorem 1 allows us to only consider column-paths. We do not need to enumerate all paths!

Math behind the method – Theorem 2 Theorem 2 explains the relation between intersection sets and column-paths. Each column is for each product!

Our method’s performance The time complexity: O(m2n2) Area of the lattice: m×n n and m are the number of products of the target function fT and its dual fTD, respectively.

Future work We are investigating our method’s applicability to different technologies. We are studying the applicability of the Theorems to the famous problem of testing whether two given monotone Boolean functions are mutually dual.

Thank you!