FPCCD Vertex Detector for ILC

Slides:



Advertisements
Similar presentations
1 Konstantin Stefanov, CCLRC Rutherford Appleton Laboratory LCFI Status Report: Sensors for the ILC Konstantin Stefanov CCLRC Rutherford Appleton Laboratory.
Advertisements

LCFI Collaboration Status Report LCWS 2004 Paris Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, RAL.
The Belle Silicon Vertex Detector T. Tsuboyama (KEK) 6 Dec Workshop New Hadrons with Various Flavors 6-7 Dec Nagoya Univ.
CO2 cooling for FPCCD Vertex Detector Yasuhiro Sugimoto KEK 1.
1 FPCCD Vertex Detector for ILC Yasuhiro Sugimoto  Concept of FPCCD VTX  FPCCD prototype  VTX inner radius.
Background effect to Vertex Detector and Impact parameter resolution T. Fujikawa(Tohoku Univ.) Feb LC Detector Meeting.
Simulation Studies of a (DEPFET) Vertex Detector for SuperBelle Ariane Frey, Max-Planck-Institut für Physik München Contents: Software framework Simulation.
FPCCD option of ILD vertex detector Yasuhiro Sugimoto KEK for FPCCD VTX
Victoria04 R. Frey1 Silicon/Tungsten ECal Status and Progress Ray Frey University of Oregon Victoria ALCPG Workshop July 29, 2004 Overview Current R&D.
CLIC Collaboration Working Meeting: Work packages November 3, 2011 R&D on Detectors for CLIC Beam Monitoring at LBNL and UCSC/SCIPP Marco Battaglia.
A new idea of the vertex detector for ILC Y. Sugimoto Nov
R&D Status of FPCCD Vertex Detector Dec.1, 2006 Yasuhiro Sugimoto KEK.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Study of FPCCD Vertex Detector 12 Jul. th ACFA WS Y. Sugimoto KEK.
Fine Pixel CCD Option for the ILC Vertex Detector
Eunil Won/Korea U1 Vertex/Tracker summary Jul Eunil Won/Korea University.
R&D on W-SciFi Calorimeters for EIC at Brookhaven E.Kistenev, S.Stoll, A.Sukhanov, C.Woody PHENIX Group E.Aschenauer and S.Fazio Spin and EIC Group Physics.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
R&D status of FPCCD VTX and its cooling system Yasuhiro Sugimoto for FPCCD VTX group 1.
1 R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
Detector R&D for ILC Y. Sugimoto Mar Outline Detector for ILC Boundary Conditions Performance Goals Detector Concepts Milestones R&D of Sub-detectors.
Vertex Detector for GLD 3 Mar Y. Sugimoto KEK.
Impact parameter resolution study for ILC detector Tomoaki Fujikawa (Tohoku university) ACFA Workshop in Taipei Nov
1 Engineering issues for FPCCD VTX Detector Y. Sugimoto KEK July 24, 2007.
Super-Belle Vertexing Talk at Super B Factory Workshop Jan T. Tsuboyama (KEK) Super B factory Vertex group Please visit
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
2006 Work Plan Y. Sugimoto 25-Apr Study Items Basic study of fully depleted CCD Simulation studies for FPCCD VTX Radiation damage Thin wafer and.
JLC CCD Vertex Detector R&D Y. Sugimoto KEK
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
ILC Detector Design Study in Japan Contents Introduction Overview of ILC detector R&D Requirements for ILC detectors Activities in Japan Detector concept.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
Joel Goldstein, RAL 4th ECFA/DESY LC Workshop, 1/4/ Vertex Readout Joel Goldstein PPd, RAL 4 th ECFA/DESY LC Workshop DAQ Session 1 st April 2003.
FPCCD Vertex detector 22 Dec Y. Sugimoto KEK.
1 ILC Detector Activities in Japan Hitoshi Yamamoto Tohoku University IRFU Linear Collider Days, Sacley November 29, 2013.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
Impact parameter resolutions for ILC detector Tomoaki Fujikawa (Tohoku university) ACFA Workshop in Taipei Nov
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
M. Deveaux, CBM-Collaboration-Meeting, 25 – 28. Feb 2008, GSI-Darmstadt Considerations on the material budget of the CBM Micro Vertex Detector. Outline:
1 FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. 2 FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size chip; ~6mm.
R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
R&D Plan in FY2003 Vertex Detector Subgroup Y. Sugimoto 11 Apr
Vertex detector update 1 Oct Y. Sugimoto KEK.
ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD
J. Brau LCWS 2006 March, J. Brau LCWS Bangalore March, 2006 C. Baltay, W. Emmet, H. Neal, D. Rabinowitz Yale University Jim Brau, O. Igonkina,
12/20/2006ILC-Sousei Annual KEK1 Particle Flow Algorithm for Full Simulation Study ILC-Sousei Annual KEK Dec. 20 th -22 nd, 2006 Tamaki.
FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size; ~6mm x 6mm Full.
TRACKING AND VERTEXING SUMMARY Suyong Choi Korea University.
Oct/12/07 Su DongSiD Tracking Meeting1 Thoughts on VXD Sensor Configuration Su Dong.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
Vertex detector R&D Work Plan in /3/11 Y. Sugimoto for KEK-Tohoku-TohokuGakuin-Niigata- ToyamaCMT Collaboration.
6/19/06 Su DongSiD Advisory: VXD DOD Summary II1 VXD DOD Summary (II) Sensors & Other system Issues.
Sonja Hillert, University of Oxford2 nd ECFA LC workshop, Durham, 1 st September 2004 p. 0 Recent results from R&D towards a vertex detector at the international.
FP-CCD GLD VERTEX GROUP Presenting by Tadashi Nagamine Tohoku University ILC VTX Ringberg Castle, May 2006.
Towards Snowmass Jul. 13, 2005 Y.Sugimoto. Charge for Detector WGs Charge for Concept Groups: work towards a baseline design define performance criteria.
Andrei Nomerotski 1 Andrei Nomerotski, University of Oxford Ringberg Workshop, 8 April 2008 Pixels with Internal Storage: ISIS by LCFI.
Hybrid Pixel R&D and Interconnect Technologies
R&D status of FPCCD VTX for ILD
Requirements and Specifications for Si Pixels Sensors
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
DEPFET Vertex Detector Simulation
Rita De Masi IPHC-Strasbourg on behalf of the IPHC-IRFU collaboration
Simulation study for Forward Calorimeter in LHC-ALICE experiment
FPCCD Vertex Detector for ILC
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
CCD based Vertex Detector for GLC
Detector Optimization using Particle Flow Algorithm
Enhanced Lateral Drift (ELAD) sensors
Status of CCD Vertex Detector R&D for GLC
Sheraton Waikiki Hotel
Presentation transcript:

FPCCD Vertex Detector for ILC 2007.2.6 @9th-ACFA, Beijing Y. Sugimoto KEK

Track density (/cm2/BX) Challenge of ILC VTX To achieve the performance goal of sIP = 5 10/(pb sin3/2q ) mm; Material budget should be small: < 0.1% X0 / layer 1st layer should be put as close to the IP as possible Pair background at small R ~2000 tracks/cm2/train with B=3T and R=20mm Pixel occupancy ~10% for 25mm pixel, if the signal of one bunch-train (2820 bunches) is accumulated In order to keep the occupancy small (<1%), read out 20 times per train (1ms),   or 20 times finer pixel is necessary Track density (/cm2/BX)  FPCCD Electro-magnetic interference (EMI) caused by short-bunch beam

FPCCD Vertex Detector Accumulate hit signals for one train (2840 BX) and read out between trains (200ms)  Completely free from EMI Fine pixel of ~5mm (x20 more pixels than “standard” pixels) to keep low pixel occupancy Spatial resolution of ~1.5mm even with digital readout Excellent two-track separation capability Fully depleted epitaxial layer to minimize the number of hit pixels due to charge spread by diffusion Two layers in proximity make a doublet (super layer) to minimize the wrong-tracking probability due to multiple scattering Three doublets (6 CCD layers) make the detector (in GLD DOD) Tracking capability with single layer using hit cluster shape can help background rejection Multi-port readout with moderate (~20MHz) speed (Very fast readout (>50MHz) not necessary) Simpler structure than FAPS or ISIS  Large area No heat source in the image area

B.G. rejection by hit cluster shape (tracking capability with single layer!)   B.G. suppression factor of 2 (cosq~0) – 20 (cosq~0.9) is expected Standard CCD Fine Pixel CCD High Pt Signal Low Pt b.g. Z f

Layer R (mm) 1 20 2 22 3 32 4 34 5 48 6 50

Challenge of FPCCD Fully depleted – charge spread Lorentz angle tanq=rHmB, rH: Hall coefficient~1, m: mobility (m2/Vs), B: Magnetic field (T) Stronger E-field in dep. layer (>104V/cm = 1V/mm) gives saturation of carrier velocity and smaller m  Epi layer of ~15mm would be OK Radiation tolerance Small pixel (~5 mm) Fast readout speed(~20Mpix/s) Multi-port readout H-Register in image area Low noise: <50 e (total)  < 30 e (CCD) Low power consumption Metal layer Low drive pulse voltage Output circuit Large area:10x65mm2(in)/20x100mm2(out) Thin ladder (<0.1%X0/layer) Essential for FPCCD option (high hit density) Full well capacity >104 e is OK Readout ASIC Necessary for proto-type ladder

Lorentz angle tanq=rHmB~mB (m:m2/Vs, B:T), m=v/E m~0.07 m2/Vs

R&D for FPCCD Study of fully depleted CCD Development of FPCCD Charge spread Lorentz angle Radiation damage Development of FPCCD 3 rounds expected Prototype ladder in 5 years Collaboration with Hamamatsu Minimization of material budget Wafer thinning Si-RVC-Si sandwich structure Development of readout ASIC Partially funded

(Front-illumination) Study of charge spread Apparatus CCD for test (Back-illumination) CCD for reference (Front-illumination)

Charge spread Front illumination Standard Back illumination Deep2 (30mm epi) Full-depletion not complete Try thinner epi

FEA of Ladders Deformation by self-weight is calculated by Epoxy RVC (Reticulated Vitreous Carbon) Si (CCD wafer) 10 cm Deformation by self-weight is calculated by FEA program COMSOL

FEA of Ladders Parameters (assumption) Geometry 0.08%X0/layer Density (g/cm3) X0 (g/cm2) E (GPa) Si 2.33 21.8 110 Epoxy 1.15 40.9 3 RVC 0.05 42.7 0.031 Thickness Weight Radiation length Si 50 mm 0.01165 g/cm2 0.0534%X0 Epoxy 0.00573 g/cm2 0.014%X0 RVC 2 mm 0.0084 g/cm2 0.0234%X0 Sum 0.04316 g/cm2 0.1582%X0 0.08%X0/layer

FEA of Ladders Results Maximum deformation: For longer ladders Without gap : vmax=0.536 mm With 0.2mm gap : vmax=0.723 mm For longer ladders vmax ~ l4  ~8.6 mm for 20cm ladder without gap

Summary We have started R&D of FPCCD for ILC vertex detector Study of fully depleted CCD is on going in FY2006, and will be continued to FY2007 CCD sample with 30mm epi seems not fully depleted We will try to measure 15mm epi sample soon Lorentz angle measurement and radiation damage test are planned Finite element analysis was done for a ladder of Si-RVC-Si sandwich structure 0.08% radiation length per layer with [50mm Si]x2 + [50mm epoxi]x2 + [2mm RVC] Deformation by self weight is less than 10mm for 20cm long ladder The 1st test sample of FPCCD is expected to be made by Hamamatsu in FY2007 We wish to construct and test prototype ladders of FPCCD in 4years, but the budget (for r.o. ASIC and support structure) is not enough to complete that goal