Synchronous Sequential Logic

Slides:



Advertisements
Similar presentations
Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB F A B F.
Advertisements

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
CSCE 211: Digital Logic Design. Chapter 6: Analysis of Sequential Systems.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
Sequential logic and systems
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
The edge triggered J-K Flip flop The J-K Flip flop is versatile and is widely used type of flip flop. The functioning of this flip flop is identical to.
Analyzing our example circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
Topic: Sequential Circuit Course: Logic Design Slide no. 1 Chapter #6: Sequential Logic Design.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
Other Flip-Flop Types: J-K and T flip-flops (Section 5-6)
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Latches and Flip-Flops
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
Chapter5: Synchronous Sequential Logic – Part 1
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
CS1103 Arunima Shukla Asim Marchant Urja Kantharia Harsh kosambia Digital Electronics Mini Project.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Sequential Circuits.
Synchronous Sequential Logic
LATCHES AND FLIP-FLOPS
Sequential Circuits.
Summary Latch & Flip-Flop
CSCE 211: Digital Logic Design
Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Synchronous Sequential Circuits
FLIP FLOPS.
Flip-Flop.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Flip Flop.
Assistant Prof. Fareena Saqib Florida Institute of Technology
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Princess Sumaya University
Sequential logic circuits
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Chapter 6 -- Introduction to Sequential Devices
Boolean Algebra and Digital Logic
Synchronous Sequential Circuits
29-Nov-18 Counters Chapter 5 (Sections ).
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Sequential Circuits: Latches
Unit 7 Sequential Circuits (Flip Flop)
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
CSE 370 – Winter Sequential Logic-2 - 1
EGC 442 Introduction to Computer Architecture
Synchronous sequential
Synchronous Sequential
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
Chapter5: Synchronous Sequential Logic – Part 3
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
Presentation transcript:

Synchronous Sequential Logic Chapter 5

Other Flip Flops D flip flops requires smallest number of gates. Thus, they are commonly used Other flip flops are JK flip flops T flip flops

Three operations of flip flops Three operations that can be performed with flip flops are Set it to 1 Reset it to 0 Complement its output D flip flop can only set and reset JK has two inputs and can perform all three operations

JK flip flop J input sets to 1 K input resets to 0 When both inputs are enabled, output is complemented.

JK flip flop The function of the D input: D=JQ’+K’Q When J=1 AND K=0, D=Q’+Q=1 When J=0 AND K=1, D=0 When J=1 AND K=1, D=Q’ (complemented) When J=0 AND K=0, D=Q (unchanged)

T (toggle) flip flop It is a complementing ff. J and K are tied together (Fig a) When T=0 (J=K=0), no change When T=1 (J=K=1), complement Can be constructed from D ff (Fig b) When T=0, D=Q (no change) When T=1, D=Q’ (complement)

Characteristic Tables Q(t) refers to the presents state. Q(t+1) refers to the next state.

Characteristic Equations D flip flop Q(t+1)=D JK flip flop Q(t+1)=JQ’+K’Q T flip flop