Elec 2607 Digital Switching Circuits

Slides:

Advertisements

Similar presentations

CS370 – Spring 2003 Hazards/Glitches. Time Response in Combinational Networks Gate Delays and Timing Waveforms Hazards/Glitches and How To Avoid Them.

Advertisements

Combinational Circuits

ECE 3110: Introduction to Digital Systems

K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,

1 Combinational Logic Network design Chapter 4 (continued ….)

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

EECC341 - Shaaban #1 Lec # 8 Winter Combinational Logic Circuit Transient Vs. Steady-state Output Gate propagation delay: The time between.

Give qualifications of instructors: DAP

CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #6

CHAPTER 3 Digital Logic Structures

ECE C03 Lecture 61 Lecture 6 Delays and Timing in Multilevel Logic Synthesis Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.

DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.

CS 151 Digital Systems Design Lecture 32 Hazards

Boolean Algebra and Logic Simplification

Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

1 Digital Design: Time Behavior of Combinational Networks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth,

Apr. 3, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 3: Review of Digital Circuits and Logic Design Jeremy R. Johnson Mon. Apr.

Optimization Algorithm

Digital Systems: Combinational Logic Circuits Wen-Hung Liao, Ph.D.

1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.

Lecture 11 Timing diagrams Hazards.

Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com.

School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.

School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 0: Introduction Mohd ridzuan mohd nor

Lecture 07 Digital logic By Amr Al-Awamry. 4 variables K-Map.

Digital Logic & Design Dr. Waseem Ikram Lecture 11.

Digital Logic & Design Dr. Waseem Ikram Lecture 09.

©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.

Lecture 11 Logistics Last lecture Today HW4 due on Wednesday PLDs

DeMorgan’s Theorem DeMorgan’s 2nd Theorem

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Dr. Clincy Professor of CS

Jeremy R. Johnson Wed. Sept. 29, 1999

Sequential Circuit - Counter -

ECE 434 Advanced Digital System L03

EEL 3705 / 3705L Digital Logic Design

Basics Combinational Circuits Sequential Circuits

Elec 2607 Digital Switching Circuits

Dr. Clincy Professor of CS

Karnaugh Maps (K-Maps)

Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan

Elec 2607 Digital Switching Circuits

Lecture 4 Sums of Product Circuits Simplification

Elec 2607 Digital Switching Circuits

Dr. Clincy Professor of CS

BASIC & COMBINATIONAL LOGIC CIRCUIT

CSCE 211: Digital Logic Design

Elec 2607 Digital Switching Circuits

Elec 2607 Digital Switching Circuits

CSCE 211: Digital Logic Design

Digital Logic & Design Dr. Waseem Ikram Lecture No. 16.

Lecture 13 Logistics Last lecture Today HW4 up, due on Wednesday PLDs

Introduction to Digital Systems

Homework Reading Tokheim, Section 5-10, 7-4.

Elec 2607 Digital Switching Circuits

Number Systems and Circuits for Addition

Dr. Clincy Professor of CS

EET107/3 DIGITAL ELECTRONICS 1

CSCE 211: Digital Logic Design

Digital Systems Section 17 Decoders and Encoders.

13 Digital Logic Circuits.

Elec 2607 Digital Switching Circuits

CSCE 211: Digital Logic Design

CS Chapter 3 (3A and ) – Part 3 of 5

Dr. Clincy Professor of CS

Elec 2607 Digital Switching Circuits

Chapter 3 Overview • Multi-Level Logic

Presentation transcript:

Elec 2607 Digital Switching Circuits Lecture 13 & 14: Digital Logic 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 0:

ANOTHER FORM OF Digital Logic 24/02/2019 ELEC 2607 Lecture 13 & 14:

X Consider X = 0 Then change X = 1 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

Extra 1

Decoder from binary to octal Timing problems Glitches reason hidden inside chip Extra 2 24/02/2019 ELEC 2607 Lecture 13 & 14:

Extra 3 24/02/2019 ELEC 2607 Lecture 13 & 14: FIGURE 6-61 Decoder waveform displays showing how transitional input states produce glitches in the output waveforms. Extra 3 24/02/2019 ELEC 2607 Lecture 13 & 14:

Decoder from binary to octal Application of a strobe waveform to eliminate glitches on decoder outputs. Chip is active only when outputs are stable. Decoder from binary to octal Extra 4 24/02/2019 ELEC 2607 Lecture 13 & 14:

Have a better way to do this analysis Output = XX Have a better way to do this analysis 24/02/2019 ELEC 2607 Lecture 13 & 14:

Consider X = 1 Then change X = 0 Output = X + X 24/02/2019 ELEC 2607 Lecture 13 & 14:

Don’t do simplification on output functions. Output = X(X + X) Don’t do simplification on output functions. Simplification changes the circuit Output = X +(X X) 24/02/2019 ELEC 2607 Lecture 13 & 14:

Can you make a proper timing diagram? recover 1 1 1 time X = 1 Change X = 0 Can you make a proper timing diagram? 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

Two terms in expression ORed together Two loops in KMap Sum of product form Two terms in expression ORed together Two loops in KMap 24/02/2019 ELEC 2607 Lecture 13 & 14:

Also Consider A = 0, B = 0 A = 1, B = 0 A = 0, B = 1 Consider again A=1 B =1 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

(complement = ‘) Wrong colors in map Extra examples on this required 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

Good place to take a break Good place to start up again 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

See slide 12 and extra notes Circuits are only representative For DYNAMICS See slide 12 and extra notes Circuits are only representative They need the delays in lower path Delays in lower path do not change output expression 24/02/2019 ELEC 2607 Lecture 13 & 14:

Applying simplification rules or expanding the function CHANGES THE CIRCUIT Be careful 24/02/2019 ELEC 2607 Lecture 13 & 14:

Applying DeMorgan’s Law IS OK 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

Error: Should be 0 24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14:

24/02/2019 ELEC 2607 Lecture 13 & 14: