ELEC 7770 Advanced VLSI Design Spring 2014 VLSI Yield and Moore’s Law

Slides:



Advertisements
Similar presentations
Spring 08, Mar 11 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Zero - Skew Clock Routing Vishwani D. Agrawal.
Advertisements

Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.
Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.
Design of Variable Input Delay Gates for Low Dynamic Power Circuits
Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 08, Feb 28 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Retiming Vishwani D. Agrawal James J. Danaher.
Spring 08, Mar 13 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 VLSI Test Principles Vishwani D. Agrawal James.
Spring 07, Feb 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Consumption in a Memory Vishwani D. Agrawal.
Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.
8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
Spring 07, Mar 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Timing Verification and Optimization Vishwani D.
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
Spring 07, Jan 25 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 VLSI System DFT Vishwani D. Agrawal James J. Danaher.
10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
ELEC 7250 – VLSI Testing (Spring 2005) Place and Time: Broun 235, Tuesday/Thursday, 11:00AM—12:15PM Catalog data: ELEC VLSI Testing (3) Lec. 3. Pr.,
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
Spring 07, Apr 5 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Retiming Vishwani D. Agrawal James J. Danaher Professor.
Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Spring 10, Jan 13ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 VLSI Yield and Moore’s Law Vishwani D. Agrawal James.
Spring 08, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Verification and Optimization Vishwani D.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering.
{ The demise of Conventional Computing? Bilal Kaleem, 1 st Year Physics.
History of Integrated Circuits  In 1961 the first commercially available integrated circuits came from the Fairchild Semiconductor Corporation.  The.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 41 Lecture 4 Yield Analysis & Product Quality n Yield and manufacturing cost n Clustered defect yield.
1 CSCE 932, Spring 2007 Yield Analysis and Product Quality.
Transistor Counts 1,000, ,000 10,000 1, i386 i486 Pentium ® Pentium ® Pro K 1 Billion Transistors.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.
ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.
CS203 – Advanced Computer Architecture
ELEC 7950 – VLSI Design and Test Seminar
Copyright 2012, AgrawalLecture 12: Alternate Test1 VLSI Testing Lecture 12: Alternate Test Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Introduction to Digital Electronics © 2014 Project Lead The Way, Inc.Digital Electronics.
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
CS203 – Advanced Computer Architecture
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
VLSI Testing Lecture 6: Fault Simulation
VLSI Testing Lecture 7: Combinational ATPG
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
VLSI Testing Lecture 12: Alternate Test
ELEC 7770 Advanced VLSI Design Spring 2016 Zero-Skew Clock Routing
VLSI Testing Lecture 2: Yield & Quality
ELEC 7770 Advanced VLSI Design Spring 2012 Retiming
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
Vishwani D. Agrawal James J. Danaher Professor
ELEC 7770 Advanced VLSI Design Spring 2010 Interconnects and Crosstalk
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Vishwani D. Agrawal James J. Danaher Professor
Testing for Faults, Looking for Defects
ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
ELEC 7770 Advanced VLSI Design Spring 2014 Technology Mapping
Fault Models, Fault Simulation and Test Generation
VLSI Testing Lecture 7: Combinational ATPG
Energy Efficient Power Distribution on Many-Core SoC
ELEC 7250 – VLSI Testing (Spring 2006)
ELEC 7770 Advanced VLSI Design Spring 2016 Retiming
VLSI Testing Lecture 3: Fault Modeling
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
ELEC 7770 Advanced VLSI Design Spring 2010 Zero-Skew Clock Routing
ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.
Presentation transcript:

ELEC 7770 Advanced VLSI Design Spring 2014 VLSI Yield and Moore’s Law Vishwani D. Agrawal James J. Danaher Professor ECE Department, Auburn University Auburn, AL 36849 vagrawal@eng.auburn.edu http://www.eng.auburn.edu/~vagrawal/COURSE/E7770_Spr14/course.html Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) VLSI Chip Yield A manufacturing defect is a finite chip area with electrically malfunctioning circuitry caused by errors in the fabrication process. A chip with no manufacturing defect is called a good chip. Fraction (or percentage) of good chips produced in a manufacturing process is called the yield. Yield is denoted by symbol Y. Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 2

Importance of Yield Cost of a chip = Cost of fabricating and testing a wafer  Yield × Number of chip sites on the wafer Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

Clustered VLSI Defects Good chips Faulty chips Defects Wafer Unclustered defects Wafer yield = 12/22 = 0.55 Clustered defects (VLSI) Wafer yield = 17/22 = 0.77 Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 3

ELEC 7770: Advanced VLSI Design (Agrawal) Yield Parameters Defect density (d ) = Average number of defects per unit chip area Chip area (A ) Clustering parameter (a) Negative binomial distribution of defects, p (x ) = Prob(number of defects on a chip = x ) Γ (α +x ) (Ad / α) x =  .  x ! Γ (α) (1+Ad / α) α+x where Γ is the gamma function α = 0, p (x ) is a delta function (max. clustering) α =  , p (x ) is Poisson distribution (no clustering) Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 4

ELEC 7770: Advanced VLSI Design (Agrawal) Yield Equation Y = Prob( zero defect on a chip ) = p (0) Y = ( 1 + Ad / α ) – α Example: Ad = 1.0, α = 0.5, Y = 0.58 Unclustered defects: α =  , Y = e – Ad Example: Ad = 1.0, α = , Y = 0.37 too pessimistic ! Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 5

Effect of Defect Clustering 1.00 0.75 0.50 0.25 0.00 Ad = 0.5 e-0.5 = 0.607 Yield 0 0.5 1.0 1.5 2.0 Clustering Parameter, α Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

Ranges of Yield Parameters 5.0 0.5 0.906 Yield of 1 cm2 chip 0.27 Mature process Initial process Clustering parameter, α 0.913 0.50 0.1 1.5 Defect density, d in defects per cm2 Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) References Clustered yield model M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer, 2000, Chapter 3. C. H. Stapper, “On Yield, Fault Distributions, and Clustering of Particles,” IBM Jour. of Res. and Dev., vol. 30, no. 3, pp. 326-338, May 1986. The unclustered defect model was first described in paper: B. T. Murphy, “Cost-Size Optima of Monolithic Integrated Circuits,” Proc. IEEE, vol. 52, no. 12, pp. 1537-1545, December 1964. A general reference on clustered distributions: A. Rogers, Statistical Analysis of Spatial Dispersions, London, United Kingdom: Pion Limited, 1974. Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) Gordon E. Moore Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) 1965 “Cramming More Components onto Integrated Circuits,” Electronics, vol. 38, no. 8, April 19, 1965. The complexity for minimum component costs has increased at a rate of roughly a factor of two per year (see graph on next page). Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000. I believe that such a large circuit can be built on a single wafer. Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) Moore’s 1965 Graph Lower yield of larger chips Increases cost Higher integration reduces cost 1975 Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) 1975 “Progress in Digital Integrated Electronics,” IEDM Tech. Digest, 1975, pp. 11-13. . . . the rate of increase of complexity can be expected to change slope in the next few years as shown in Figure 5. The new slope might approximate a doubling every two years, rather than every year, by the end of the decade. Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

Figure 5 of Moore’s 1975 Paper 64K 4K 256 16 1 Components per chip 60 65 70 75 80 85 Year Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) 1995 “Lithography and the Future of Moore’s Law,” Proc. SPIE, vol. 2437, May 1995. By making things smaller, everything gets better simultaneously. There is little need for trade-offs. The speed of our products goes up, the power consumption goes down, system reliability, as we put more of the system on a chip, improves by leaps and bounds, but especially the cost of doing thing electronically drops as a result of the technology. (SPIE – Society of Photonic Instrumentation Engineers) Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) Also in the 1995 Paper . . . I have no idea what will happen beyond 0.18 microns. In fact, I still have trouble believing we are going to be comfortable at 0.18 microns using conventional optical systems. Beyond this level, I do not see any way that conventional optics carries us any further. Of course, some of us said this about the one micron level. This time, however, I think there are fundamental materials issues that will force a different direction. The people at this conference are going to have to come up with something new to keep us on the long term trend. Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) Moore’s Law Source: Wikipedia Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)

ELEC 7770: Advanced VLSI Design (Agrawal) 2012 Problems with technology advances: High power consumption Power density Leakage Process variation – larger as a fraction of feature size Increased noise sensitivity Problems with design: Verification of correctness – logic and timing Ensuring reliable operation Testing Spring 2014, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal)