Parasitic resistance in MOSFETs

Slides:



Advertisements
Similar presentations
Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;
Advertisements

6.5.8 Equivalent circuit for the MOSFET
Latent Noise in Schottky Barrier MOSFET
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFETs SD Lab. SOGANG Univ. Doohyung Cho.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Optional Reading: Pierret 4; Hu 3
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE130/230A Discussion 11 Peng Zheng.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to FinFet
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Limitations of Digital Computation William Trapanese Richard Wong.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
Short Channel Effects in MOSFET
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Ulrich Abelein, Mathias Born, Markus Schindler, Andreas Assmuth, Peter Iskra, Torsten Sulima, Ignaz Eisele Doping Profile Dependence of the Vertical Impact.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
Principles of Semiconductor Devices ( 집적 회로 소자 ) Principles of Semiconductor Devices ( 집적 회로 소자 ) Hanyang University Division of Electronics & Computer.
1 High-Performance Schottky Barrier MOSFET Horng-Chih Lin Department of Electronics Engineering & Institute of Electronics National Chiao Tung University.
1 Models for Hand Analysis NMOS Transistor PMOS Transistor V DSN  V GSN -V TN V DSN  V GSN -V TN V DSP  V GSP -V TP V DSP  V GSP -V TP K N =(W/L)K’
The Devices: MOS Transistor
Power MOSFET Pranjal Barman.
MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009
Circuit characterization and Performance Estimation
MOS Field-Effect Transistors (MOSFETs)
MOS TRANSISTOR (Remind the basics, emphasize the velocity saturation effects and parasitics) Structure of a NMOS transistor.
Prof. Haung, Jung-Tang NTUTL
Metal Semiconductor Field Effect Transistors
Field-effect transistors (FETs)
VLSI design Short channel Effects in Deep Submicron CMOS
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
by Alexander Glavtchev
Device Structure & Simulation
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Other FET’s and Optoelectronic Devices
VLSI Design MOSFET Scaling and CMOS Latch Up
Downsizing Semiconductor Device (MOSFET)
EE141 Chapter 3 VLSI Design The Devices March 28, 2003.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
CMOS Technology Flow varies with process types & company
MOSFET Scaling ECE G201.
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture 19 OUTLINE The MOSFET: Structure and operation
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
MOSFET Scaling ECE G201.
Downsizing Semiconductor Device (MOSFET)
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
MOS Capacitor Basics Metal SiO2
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
CMOS process and MOSFET Parasitic Elements
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
CMOS Technology Flow varies with process types & company
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture #15 OUTLINE Diode analysis and applications continued
Memory Aid “a hairpin is lighter than a frying pan” light m* (larger d2E/dK2) heavy m* (smaller d2E/dK2)
Beyond Si MOSFETs Part IV.
Beyond Si MOSFETs Part 1.
Presentation transcript:

Parasitic resistance in MOSFETs

Series Resistance may limit intrinsic device performance in CMOS scaling To meet ITRS requirement, the source of high series resistance need to be identified and be minimized.

The series resistance can be divided into the four components: Overlap resistance (Rov); Extension resistance (Rext); Deep resistance (Rdp); Silicide-diffusion contact resistance (Rcsd).

Each resistance component consists of the parallel or series combinations of sub-resistance components according to the carrier conduction path and doping profiles and can be modeled as: with

SDE to gate overlap length in the gate length is ~ 30 to 40% as the technology shrinks down (even with “underlap extension” due to dopant diffusion). Key component of Rov is the so-call spreading resistance.

Note that the surface potential, yy is not constant over the overlap region! Vp is the voltage drop in the poly, and Cox is the gate oxide capacitanceand therefore

Putting all this together, we have

In the case of Rext Note: Rfr,ext will be more pronounced for the future ultra-short channel device due to possibility of using high-k dielectric sidewall.

Derive Similar to Rov we have:

In the deep source drain region,

where:

In the deep source drain region, the contact resistance is actually most critical.

Gate dependence of RSD As VGS increases, parasitic resistance goes down mainly because of the reduction of overlap resistance.

Series Resistance Scaling

Rcsd and Rov are expected to be dominant components of the total series resistance for future technology.

In fact, the sum of Rcsd and Rov’s contributions on total series resistance is about 70 % for 32nm node.

PMOSFET In the case of PMOSFET, due to smaller mobility, RSD is larger, but RSD / Rch is smaller. Rcsd/Rseries : ~ 60 % , Rov/Rseries : 20 ~ 30 % for LG < 53 nm

To reduce the parasitic resistances, we need advanced source/drain engineering. Particularly, we need to find out how the various device parameters will impact each component of RSD.

Increasing SDE doping ~ 50 % reduction in Rext & ~ 8 % reduction in Rsd But increasing doping level without controlling of lateral doping slope is not helpful in reducing Rov. Moreover, N max,ext is closely related to device short channel effect \ Rov is mainly determined by lateral junction profile slope rather than its maximum doping concentration.

Controlling c : 1-decade higher Ndp  > ~ 60 % reduction in Rcsd & Rsd Maximizing Ndp (Nif)  reduce Rsh,dp and   Solid-solubility limits problem (Recall )

Alternative barrier height metal of 0. 2 ~ 0 Alternative barrier height metal of 0.2 ~ 0.25 eV ( for example, ErSi2 for NMOS and PtSi2 for PMOS) can be used to reduced Rcsd.

Advanced S/D Engineering:  Box-shaped highly-doped ultrashallow SDE junction (i.e., laser annealing)  Schottky Barrier lowering (i.e., ErSi for NMOS, PtSi2 for PMOS, lower bandgap Si1-xGex layer, etc.)