EDMG Header-A Fields preview in L-Header

Slides:



Advertisements
Similar presentations
Submission doc.: IEEE /0098r0 January 2016 Assaf Kasher, IntelSlide 1 Channel bonding proposals Date: Authors:
Advertisements

Submission doc.: IEEE /0103r0 January 2016 Assaf KasherSlide 1 Beamforming Training proposals Date: Authors:
Channel Width Selection Within TXOP
EDMG Header Encoding and Modulation
May 2015 doc.: IEEE /0496r1 November 2016
Bandwidth signaling for EDMG
Signalling Support for Full Bandwidth MU-MIMO Compressed SIG-B Mode
EDMG-STF for OFDM Date: Authors: May 2017 Name Company
GI Overhead/Performance Impact on Open-Loop SU-MIMO
EDMG capabilities for Open Loop Spatial Multiplexing in SU-MIMO
On the Implementation of Dynamic Load Balancing for A-BFT Channel
SC 64-QAM in clause 21 PHY Date: Authors: November 2015
Short SSW Frame for A-BFT
L-Header spoofing and bit reuse
Symbol Blocking and Guard Interval Definition for SC MIMO in 11ay
11ay Features and Design Principles
Ack and Block Ack in bonded channels
Wakeup Frame Format Date: Authors: Sept 2017 Liwen Chu
Clarification on TXSS Sector List Feedback
Consideration on WUR Frame Structure
Consideration on WUR Frame Structure
Ack and Block Ack in bonded channels
MCS table for SC EDMG Date: 2016-November-07 Authors: November 2016
Signaling for 11ay Spatial Sharing
Packet structure for SC EDMG PPDU for each GI length
Multi-BF Procedure for 11ay
Wakeup Frame Format Date: Authors: Sept 2017 Liwen Chu
Post equalizer SNR estimation
Wakeup Frame Length Date: Authors: Jan 2017 Liwen Chu
WUR MAC and Wakeup Frame
WUR MAC and Wakeup Frame
Short SSW Format for 11ay Date: 2016-March-14 Authors: March 2016 Name
WUR MAC and Wakeup Frame
CCI support of TDD stations
WLAN Radar Date: 2018-December-5 Authors: December 2018 Name Company
Adding control trailer to control mode PPDUs
WUR MAC and Wakeup Frame
Channel Bonding Block size
Multi-Channel Spatial Sharing for 11ay
EDMG PHY Header-A for DCM SQPSK Over Two Channel Aggregation in 11ay
EDMG-Header-A contests
Multi-BF Procedure for 11ay
EDMG Header-A Fields preview in L-Header
Wakeup Frame Format Date: Authors: Sept 2017 Liwen Chu
Multi-TID Aggregation for 11ay
Preliminary design of EDMG PHY headers
Multi-Channel Spatial Sharing for 11ay
Bits Consideration for SIGNAL fields
CCI support of TDD stations
Clarification on TXSS Sector List Feedback
Header-A Definition for EDMG Control Mode
EDMG PHY Header-A for DCM SQPSK Over Two Channel Aggregation in 11ay
EDMG capabilities for Open Loop Spatial Multiplexing in SU-MIMO
Header-A Definition for EDMG Control Mode
SU-MIMO and MU-MIMO link access
Channel Width Selection Within TXOP
WUR MAC and Wakeup Frame
Discussion on Rank Adaptation
EDMG PHY Header-A for DCM SQPSK Over Two Channel Aggregation in 11ay
11ay Features and Design Principles
EDMG PHY Header-A for DCM SQPSK Over Two Channel Aggregation in 11ay
20MHz Channel Access in 11bd
20MHz Channel Access in 11bd
MCS table for SC EDMG Date: 2016-November-07 Authors: November 2016
Control Trailer Clarifications
EDMG PHY Header-A for DCM SQPSK Over Two Channel Aggregation in 11ay
11bd Frame Format Date: Authors: March 2019
FDMA MAC Support Date: Authors: Liwen Chu Marvell
Scheduling Allocations Over Multiple Channels
Additional SC MCSs in clause 20 (DMG PHY)
Presentation transcript:

EDMG Header-A Fields preview in L-Header May 2015 doc.: IEEE 802.11-15/0496r1 November 2016 EDMG Header-A Fields preview in L-Header Date: 2016-November-07 Authors: Name Company Email Alecsander Eitan Qualcomm eitana@qti.qualcomm.com Assaf Kasher akasher@qti.qualcomm.com Hiroyuki Motozuka Panasonic motozuka.hiroyuki@jp.panasonic.com Alecsander Eitan (Qualcomm) Edward Au (Marvell Semiconductor)

November 2016 Introduction In order to correctly operate on the EDMG fields following the EDMG Header-A, the PHY needs advance warning on the packet format. This presentation shows what should be signaled in the L-Header and how it can be signaled without affecting legacy compatibility. Alecsander Eitan (Qualcomm)

Recap – EDMG SU Packet structure November 2016 Recap – EDMG SU Packet structure EDMG Header-A includes all the parameters for EDMG reception L-Header includes spoofing values for DMG receivers Alecsander Eitan (Qualcomm)

EDMG SU Headers reception timeline November 2016 EDMG SU Headers reception timeline EDMG receiver needs to adjust receiver processing after EDMG Header-A Due to the pipeline structure of the receiver, there is an inherent delay in any header decoding Alecsander Eitan (Qualcomm)

Decoding delay issue mitigation November 2016 Decoding delay issue mitigation By reusing some of the L-Header bits that are “not used”, a preview of the essential EDMG parameters can be signaled. These preview parameters facilitates the EDMG receiver to be able to switch to the EDMG mode earlier. Avoid HW increase Avoid making EDMG-STF longer Alecsander Eitan (Qualcomm)

What needs to be known at the beginning of the EDMG-STF November 2016 What needs to be known at the beginning of the EDMG-STF Bandwidth May change dynamically in a TxOP. Not the full bandwidth representation is required in the preview SC/OFDM modulation Different time domain processing SISO/MIMO indication GI type (Short/Normal/Long) Alecsander Eitan (Qualcomm)

November 2016 Bandwidth coding For contiguous bandwidth allocations, all combinations of 1-4 channels can be indicated with labels 0-5 based on the principle that the receiver knows on what channel the signal is received and the channels of the BSS. Combinations of channel aggregation of two 2.16GHz channels are indicated by: Code 6 for separation of 2 Code 7 for separation of 3 Code 8 for separation of 4 and above Code 9 for aggregation of adjacent channels Combinations of aggregation of two 4.32GHz channels are indicated by code 10 Alecsander Eitan (Qualcomm)

Bandwidth coding – table format November 2016 Bandwidth coding – table format Index Description # of combinations 2.16 GHz 8 1 4.32 GHz CB, lower channel-odd 4 2 4.32 GHz CB, lower channel-even 3 6.48 GHz CB, lowest channel-odd 6.48 GHz CB, lowest channel-even 5 8.64 GHz CB 6 2.16+2.16 GHz CA, separation of 2 7 2.16+2.16 GHz CA, separation of 3 2.16+2.16 GHz CA, separation of 4 and above 10 9 2.16+2.16 GHz CA, contiguous 4.32+4.32 GHz CA 15 11 reserved 12 13 14 Alecsander Eitan (Qualcomm)

Suggested Preview Lower 5 bits of Length field (bits 0..4) {Note1} November 2016 Suggested Preview Lower 5 bits of Length field (bits 0..4) {Note1} Bandwidth code (4 bits) – lower 4 bits (3..0) Reserved (0 at this time) – bit 4 LastRSSI field (bits 0..3) SC/OFDM (1bit) – bit 0. SISO/MIMO (1bit) – bit 1. Short/Normal/Long GI (2bit) – bits 2..3 {Note1} The ability to reuse the lower 5bits of L-Header Length field is presented in 11-16-1422-00-00ay-L-Header-Spoofing-and-Bit-Reuse Alecsander Eitan (Qualcomm)

November 2016 Summary This presentation details the EDMG parameters to be signaled in the L-Header to assist EDMG receivers. (BW code, SC/OFDM, SISO/MIMO, GI type) This presentation details the bits allocation in L-Header for the above information. Reuse of these L-Header bits is not affecting DMG and EDMG receivers. Alecsander Eitan (Qualcomm)

Straw-Poll Do you agree to add to the SFD: November 2016 Straw-Poll Do you agree to add to the SFD: In EDMG PPDU frames the lower 4 bits of the Length field and the LastRSSI field, of the L-Header, should be set according to the values detailed in slides 9 and 7. In addition, bit 5 of the Length field to be set to 0 (reserved) Alecsander Eitan (Qualcomm)

November 2016 Backup Alecsander Eitan (Qualcomm)

How many bits may be re-used in the L-Header? November 2016 How many bits may be re-used in the L-Header? Move some of the fields to the EDMG-A header as they are not specifically needed in the L-Header and not necessary for non-addressed legacy devices: LastRSSI – 4 bits Of no interest except to the intended receiver Sniffers can use the version in the EDMG-A header. Packet type – 1 bit Aggregation bit Used only by the addressed MAC Turnaround – 1 bit TRN Length - 5 bits Used in length calculation – spoofing can take that into account Needs to be repeated in the EDMG-A header to enable longer training anyway Lower 5 bits of Length field – 5 bits (see doc 11-16-1422-00-00ay) Total of 16 bits Alecsander Eitan (Qualcomm)