Sequential Design Example

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
State-machine structure (Mealy)
Analysis of Clocked Sequential Circuits
Counters. In class excercise How to implement a “counter”, which will count as 0,3,1,4,5,7,0,3,1,…… Q2Q1Q0D2D1D
1 EE24C Digital Electronics Project Theory: Sequential Logic (part 2)
Some examples Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.
Binary & Decimal numbers = 3* * *10 + 5*1 = 3* * * *10 0 Decimal system: Ten digits: 0,1,2,3,…,9 Example:
1 Design of a Sequence Detector (14.1) Seq. ends in > Z=1 (no reset) Otherwise--> Z=0 Typical input/output sequence Partial Soln. (Mealy Network):
Sequential PLD timing Registers Counters Shift registers
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 20 Datapath and Control Datapath - performs data transfer and processing operations.
Sistemas Digitais I LESI - 2º ano Lesson 8 - Sequential Design Practices U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
Synchronous Sequential Circuit Design Digital Clock Design.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Sequential Circuit Introduction to Counter
C HAPTER S IX R EGISTERS AND C OUNTERS 1. A clocked sequential circuit consists of a group of flip-flops and combinational gates connected to form a feedback.
KU College of Engineering Elec 204: Digital Systems Design
Registers and Counters
Counters.
1 EENG 2710 Project Synchronous Counters. 2 Counters Counter: A Sequential Circuit that counts pulses. Used for Event Counting, Frequency Division, Timing,
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 17 Design a clock synchronous sequential circuit with two inputs A, B and a single.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Circuit, State Diagram, State Table
A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.
State Machines.
Bits, Bytes, Words Digital signal. Digital Signals The amplitude of a digital signal varies between a logical “0” and logical “1”. – The information in.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.
Counter Classification Count modulus (MOD) – total number of states in the counter sequence Counter triggering technique – positive edge or negative edge.
BZUPAGES.COM1 Chapter 9 Counters. BZUPAGES.COM2 BzuPages.COM Please share your assignments/lectures & Presentation Slides on bzupages which can help your.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
Chapter 1 Counters. Counters Counters are sequential circuits which "count” through a specific state sequence. They can count up, count down, or count.
Assignment 8 solutions 1) Design and draw combinational logic to perform multiplication of two 2-bit numbers (i.e. each 0 to 3) producing a 4-bit result.
Digital Logic Design.
Sequential logic circuits
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
Basic terminology associated with counters Technician Series
Basic Counters: Part I Section 7-6 (pp ).
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Computer Organization
EKT 221 – Counters.
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Logic Last Time … This Time … Control Path, Arithmetic Ops a
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Elec 2607 Digital Switching Circuits
KU College of Engineering Elec 204: Digital Systems Design
Example: Re-design with Moore Model
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]
KU College of Engineering Elec 204: Digital Systems Design
Number Systems and Circuits for Addition
Finite State Machines.
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Synchronous Counters 4: State Machine Counting
KU College of Engineering Elec 204: Digital Systems Design
Instructor: Alexander Stoytchev
Binary Adder/Subtractor
Basic terminology associated with counter and sequential circuits.
Instructor: Alexander Stoytchev
Outline Registers Counters 5/11/2019.
Presentation transcript:

Sequential Design Example A single input (X) single output (Z) synchronous sequential circuit will give a 1 output when the input sequence starting from reset up to present time includes odd number of 1s, otherwise the circuit will give a 0 output. Design a serial leading 1’s detector. Input X is an arbitrary length binary number presented starting from MSB. Input Y becomes 1 for one clock cycle to indicate the LSB of input X. Output Z is a 0 as long as X=0, it gives 1 for the first time when X=1, and later it stays as 0 for all other bits of X. KU College of Engineering Elec 204: Digital Systems Design