October 8 Rules for Programming Assignments ASK QUESTIONS!

Slides:



Advertisements
Similar presentations
Modular Combinational Logic
Advertisements

1 Lecture 12: Hardware for Arithmetic Today’s topics:  Designing an ALU  Carry-lookahead adder Reminder: Assignment 5 will be posted in a couple of days.
1 CONSTRUCTING AN ARITHMETIC LOGIC UNIT CHAPTER 4: PART II.
Cosc 2150: Computer Organization Chapter 3: Boolean Algebra and Digital Logic.
Arithmetic CPSC 321 Computer Architecture Andreas Klappenecker.
Arithmetic II CPSC 321 E. J. Kim. Today’s Menu Arithmetic-Logic Units Logic Design Revisited Faster Addition Multiplication (if time permits)
Chapter 4 Assessing and Understanding Performance
Computer Structure - The ALU Goal: Build an ALU  The Arithmetic Logic Unit or ALU is the device that performs arithmetic and logical operations in the.
Our ultimate goal: building the datapath
Arithmetic II CPSC 321 Andreas Klappenecker. Any Questions?
1 Chapter 4: Arithmetic Where we've been: –Performance (seconds, cycles, instructions) –Abstractions: Instruction Set Architecture Assembly Language and.
Arithmetic I CPSC 321 Andreas Klappenecker. Administrative Issues Office hours of TA Praveen Bhojwani: M 1:00pm-3:00pm.
Arithmetic-Logic Units CPSC 321 Computer Architecture Andreas Klappenecker.
1 ECE369 Chapter 3. 2 ECE369 Multiplication More complicated than addition –Accomplished via shifting and addition More time and more area.
1  1998 Morgan Kaufmann Publishers Chapter Four Arithmetic for Computers.
Chapter 3 Arithmetic for Computers. Arithmetic Where we've been: Abstractions: Instruction Set Architecture Assembly Language and Machine Language What's.
Computer Science 210 Computer Organization The Arithmetic Logic Unit.
1 Bits are just bits (no inherent meaning) — conventions define relationship between bits and numbers Binary numbers (base 2)
1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures.
1 Modified from  Modified from 1998 Morgan Kaufmann Publishers Chapter Three: Arithmetic for Computers citation and following credit line is included:
EGRE 426 Fall 09 Chapter Three
07/19/2005 Arithmetic / Logic Unit – ALU Design Presentation F CSE : Introduction to Computer Architecture Slides by Gojko Babić.
1 EGRE 426 Fall 08 Chapter Three. 2 Arithmetic What's up ahead: –Implementing the Architecture 32 operation result a b ALU.
1  1998 Morgan Kaufmann Publishers Arithmetic Where we've been: –Performance (seconds, cycles, instructions) –Abstractions: Instruction Set Architecture.
Csci 136 Computer Architecture II – Constructing An Arithmetic Logic Unit Xiuzhen Cheng
Computing Systems Designing a basic ALU.
1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.
CDA 3101 Fall 2013 Introduction to Computer Organization The Arithmetic Logic Unit (ALU) and MIPS ALU Support 20 September 2013.
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
1 Modified from  Modified from 1998 Morgan Kaufmann Publishers Chapter Three: Arithmetic for Computers Section 2 citation and following credit line is.
Computer Science 101 More Devices: Arithmetic. From 1-Bit Equality to N-Bit Equality = A B A = B Two bit strings.
1  2004 Morgan Kaufmann Publishers Performance is specific to a particular program/s –Total execution time is a consistent summary of performance For.
1 ELEN 033 Lecture 4 Chapter 4 of Text (COD2E) Chapters 3 and 4 of Goodman and Miller book.
Appendix C Basics of Digital Logic Part I. Florida A & M University - Department of Computer and Information Sciences Modern Computer Digital electronics.
1  2004 Morgan Kaufmann Publishers Lets Build a Processor Almost ready to move into chapter 5 and start building a processor First, let’s review Boolean.
Prof. Hsien-Hsin Sean Lee
Arithmetic-Logic Units. Logic Gates AND gate OR gate NOT gate.
LECTURE 4 Logic Design. LOGIC DESIGN We already know that the language of the machine is binary – that is, sequences of 1’s and 0’s. But why is this?
Gates AND, OR, NOT NAND, NOR Combinational logic No memory A set of inputs uniquely and unambiguously specifies.
1 Lecture 11: Hardware for Arithmetic Today’s topics:  Logic for common operations  Designing an ALU  Carry-lookahead adder.
1 Arithmetic Where we've been: –Abstractions: Instruction Set Architecture Assembly Language and Machine Language What's up ahead: –Implementing the Architecture.
Computer Arthmetic Chapter Four P&H. Data Representation Why do we not encode numbers as strings of ASCII digits inside computers? What is overflow when.
9/23/2004Comp 120 Fall September Chapter 4 – Arithmetic and its implementation Assignments 5,6 and 7 posted to the class web page.
1 CPTR 220 Computer Organization Computer Architecture Assembly Programming.
1 Chapter 3 Arithmetic for Computers Lecture Slides are from Prof. Jose Delgado-Frias, Mr. Paul Wettin, and Prof. Valeriu Beiu (Washington State University.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Computer Arthmetic Chapter Four P&H.
CSIS-110 Introduction to Computer Science
Prof. Sin-Min Lee Department of Computer Science
Lecture 11: Hardware for Arithmetic
Computer Science 210 Computer Organization
EEL 3705 / 3705L Digital Logic Design
Computer Science 210 Computer Organization
Propositional Calculus: Boolean Algebra and Simplification
Arithmetic Where we've been:
CS/COE0447 Computer Organization & Assembly Language
EEL 3705 / 3705L Digital Logic Design
Rocky K. C. Chang 6 November 2017
Digital Logic.
Lecture 11: Hardware for Arithmetic
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
Digital Logic.
COMS 361 Computer Organization
A 1-Bit Arithmetic Logic Unit
Simple Implementation
ECE 352 Digital System Fundamentals
Basic MIPS Implementation
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
ECE 352 Digital System Fundamentals
Presentation transcript:

October 8 Rules for Programming Assignments ASK QUESTIONS! Chapter 4 – Arithmetic and its implementation 2/28/2019 Comp 120 Fall 2001

Cooperation and Honor Code 1. You are encouraged and expected to discuss the material in class and all assignments among yourselves. 2. You are permitted to discuss all aspects of the assignments with anyone. 3. Keys for nearly all homework and programs will be distributed about a week after the due date. You are not permitted to use the homework or program keys from previous semesters, nor to share the ones received in this course with Comp 120 students in future semesters. 4. You are encouraged and permitted to discuss and cooperate on all written assignments, but you are expected to understand all material that you submit. 2/28/2019 Comp 120 Fall 2001

Cooperation and Honor Code 5. You are encouraged to discuss all programming assignments, but not your solutions. Specifically, a. To make learning to use the SPIM simulator easier, you are free to seek help from any source for the first two programming assignments. The programs you hand in must be your own work, but they can be based on unlimited help in all aspects from any sources whatsoever. You should cite in the documentation of your programs anyone who you worked with to complete your assignment. b. The rest of the programs are to be done independently by each student. For details on how the Honor Code applies to these programs, consult the handout 'Honor Code Observation in Computer Science Courses.' 6. You are prohibited from posting answers to questions from the textbook on the web where the will be accessible to students at other universities. 2/28/2019 Comp 120 Fall 2001

Logic Functions A A B A&B A|B 1 A&B B A A|B B 1 A&B B A A|B B When we’re doing Boolean algebra it is useful to think of AND as multiplication and OR as addition 2/28/2019 Comp 120 Fall 2001

Boolean Algebra & Gates Problem: Consider a logic function with three inputs: A, B, and C. Output D is true if at least one input is true Output E is true if exactly two inputs are true Output F is true only if all three inputs are true Show the truth table for these three functions. Show the Boolean equations for these three functions. A B C D E F 1 D=A|B|C E=(~A&B&C)|(A&~B&C)|(A&B&~C) F=A&B&C 2/28/2019 Comp 120 Fall 2001

An ALU (arithmetic logic unit) Let's build an ALU to support the andi and ori instructions we'll just build a 1 bit ALU, and use 32 of them Possible Implementation (sum-of-products): ~op & (a|b) | op & a & b == ~op&a | ~op&b | op&a&b op a b res 1 operation result a b 2/28/2019 Comp 120 Fall 2001

Multiplexor Selects one of the inputs to be the output, based on a control input Lets build our ALU using a MUX: S C A B note: we call this a 2-input mux even though it has 3 inputs! 1 S A B C 2/28/2019 Comp 120 Fall 2001

1-bit ALU for Addition Not easy to decide the “best” way to build something Don't want too many inputs to a single gate Dont want to have to go through too many gates for our purposes, ease of comprehension is important Let's look at a 1-bit ALU for addition: a b cin sum cout 1 C a r r y I n a S u m b C a r r y O u t cout = ~a&b&cin | a&~b&cin | a&b&~cin | a&b&c sum = ~a&~b&cin | ~a&b&~cin | a&~b&~cin | a&b&cin 2/28/2019 Comp 120 Fall 2001

Building a 32 bit ALU 2/28/2019 Comp 120 Fall 2001

What about subtraction (a – b) ? Two's complement approach: just negate b and add. How do we negate? A very clever solution: 2/28/2019 Comp 120 Fall 2001

Tailoring the ALU to the MIPS Need to support the set-on-less-than instruction (slt) remember: slt is an arithmetic instruction produces a 1 if rs < rt and 0 otherwise use subtraction: (a-b) < 0 implies a < b Need to support test for equality (beq $t5, $t6, $t7) use subtraction: (a-b) = 0 implies a = b 2/28/2019 Comp 120 Fall 2001

Implement SLT 2/28/2019 Comp 120 Fall 2001

Test for equality Notice control lines: 000 = and 001 = or 010 = add 110 = subtract 111 = slt Note: zero is a 1 when the result is zero! 2/28/2019 Comp 120 Fall 2001

Conclusion We can build an ALU to support the MIPS instruction set key idea: use multiplexor to select the output we want we can efficiently perform subtraction using two’s complement we can replicate a 1-bit ALU to produce a 32-bit ALU Important points about hardware all of the gates are always working the speed of a gate is affected by the number of inputs to the gate the speed of a circuit is affected by the number of gates in series (on the “critical path” or the “deepest level of logic”) Our primary focus: comprehension, however, Clever changes to organization can improve performance (similar to using better algorithms in software) 2/28/2019 Comp 120 Fall 2001