Computer Design Basics

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

CPEN Digital System Design
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Princess Sumaya University
Give qualifications of instructors: DAP
1 Register Transfer &  -operations Computer Organization Computer Architectures Lab REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register.
8085 processor. Bus system in microprocessor.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Speical purpose Encoders/Comparators
التصميم المنطقي Second Course
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
Instructor: Yuzhuang Hu The Shifter 3 clock cycles will be needed if using a bidirectional shift register with parallel load.  A clock.
Overview Part 1 – Datapaths Part 2 – A Simple Computer
1 COMP541 Datapaths II Montek Singh Mar 22, 2007.
Chapter 7. Register Transfer and Computer Operations
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Shifters. n Adders and ALUs.
Lec 17 Nov 2 Chapter 4 – CPU design data path design control logic design single-cycle CPU performance limitations of single cycle CPU multi-cycle CPU.
Combinational Comparators
CPEN Digital System Design Chapter 9 – Computer Design
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Chapter 7 – Registers and Register Transfers Part 1 – Registers, Microoperations and Implementations Logic and Computer Design Fundamentals.
1. Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami2 Figure 10.1 Truth table and schematic diagram for a binary half-adder.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Computer Design Basics
1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
Chapter 4 Computer Design Basics. Chapter Overview Part 1 – Datapaths  Introduction  Datapath Example  Arithmetic Logic Unit (ALU)  Shifter  Datapath.
July 2005Computer Architecture, The Arithmetic/Logic UnitSlide 1 Part III The Arithmetic/Logic Unit.
Computer Architecture, The Arithmetic/Logic UnitSlide 1 Part III The Arithmetic/Logic Unit.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics n Shifters. n Adders and ALUs.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 10 – Computer.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
CoE3DJ4 Digital Systems Design
EKT 221 : Chapter 4 Computer Design Basics
Register Transfer Languages (RTL)
Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.
1 COMP541 Datapaths I Montek Singh Mar 8, Topics  Over next 2/3 classes: datapaths  Basic register operations Book sections 7-2 to 7-6 and 7-8.
Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.
1. 2 Figure 10.1 Truth table and schematic diagram for a binary half-adder Simple Adders Half-adder.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 23 Introduction Computer Specification –Instruction Set Architecture (ISA) - the specification.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
REGISTER TRANSFER AND MICROOPERATIONS
Combinational Circuits
REGISTER TRANSFER AND MICROOPERATIONS
Computer Design Basics
Chap 7. Register Transfers and Datapaths
EKT 221 : Digital 2 Serial Transfers & Microoperations
Basics of digital systems
Morgan Kaufmann Publishers
Register Transfer and Microoperations
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Overview Part 1 – Datapaths Part 2 – A Simple Computer Introduction
Rocky K. C. Chang 6 November 2017
By: A. H. Abdul Hafez CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
CSC 220: Computer Organization
Part III The Arithmetic/Logic Unit
Overview Part 1 - Registers, Microoperations and Implementations
Combinational Circuits
Chapter-4 Combinational Logic
Instruction execution and ALU
CS/COE0447 Computer Organization & Assembly Language
Presentation transcript:

Computer Design Basics Chapter 8 Computer Design Basics

8-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A set of registers Microoperations on these registers Control interface

8-2 Datapaths The arithmetic/logic unit (ALU) and shifter are designed to perform the microoperations (arithmetic and logic). Shifter is often separated from ALU for shift operation, but sometimes is implemented in ALU. The combination of a set of registers with a shared ALU and shifter and interconnecting path is the datapath of the system.

Block diagram of a generic datapath (Fig. 8-1) G select: S 2..0||Cin

Symbol for an n-bit ALU (Fig. 8-2)

Requirements for ALU and Shifter The sets of values must be generated and must become available on the corresponding control lines early in the clock cycle. Binary data from the two source registers must be propagated through the multiplexers and the ALU and on into the inputs of the destination register, all during the remainder of the same clock. To achieve fast operations, ALU and shifter are constructed with combinational logic having limited number of levels.

8-3 The ALU This section introduction the design of ALU The basic component of an arithmetic circuit is a parallel adder Fig. 8-3 Block diagram of an arithmetic circuit

Function of arithmetic circuit G = X+Y+Cin

B input logic The B input logic in Fig. 8-3 can be implemented with n-bits 4-to-1 multiplexer (How?). To reduce the gates number, it can be implemented through logic design of one bit (one stage) instead of using multiplexer.

B input logic logic design for B input logic (one stage)

Diagram of a 4-bit arithmetic circuit (Fig. 8-5)

Logic Circuit Design Fig 9-6 One stage of logic circuit

One stage of ALU (Fig. 8-7) Gi

Function Table of ALU (Table 8-2)

8-4 The Shifter one bit is shifted in a clock To shift an operant by m>1 bit positions, the shifter should perform a series of m 1-bit position shift, taking m clock cycle What is the operation when S is set as 00 (0), 01(1), 10 (2)? Fig. 8-8

Barrel shifter A combinational circuit Shifts or rotates the input data by the number of bit position specified by a binary value

4-bit Barrel shifter (Fig. 8-9) Note: i positions of left rotation is the same as 2n-i bits of right rotation

8-5 Datapath representation Reduce the complexity of the datapath in Fig. 8-1 A computer with 32 or more registers are common Register file: a set of registers having common microoperations performed on them

Datapath using register file and function unit (Fig. 8-10)

Function select MF, G and H are coded in terms of FS MF=F3.F2, G3=F3, G2=F2, G1=F1, G0=F0, H1=F1, H0=F0