CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 16 March 14 W’05 Yutao He yutao@cs.ucla.edu 4532B Boelter Hall http://courseweb.seas.ucla.edu/classView.php?term=05W&srs=187154200.

Slides:



Advertisements
Similar presentations
COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
Advertisements

Lecture 23: Registers and Counters (2)
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
CS 140 Lecture 18 Professor CK Cheng 12/3/02. Standard Sequential Modules 1.Register 2.Shift Register 3.Counter.
EET 1131 Unit 12 Shift Registers
Counters and Registers Wen-Hung Liao, Ph.D.. Objectives Understand several types of schemes used to decode different types of counters. Anticipate and.
Sequential Circuit Introduction to Counter
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
Counters.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Registers and Counters
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.
Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.
CSI-2111 Computer Architecture Ipage Sequential circuits, 2nd part v Objectives: To recognize and know to use the principal types of sequential.
Introduction to Chapter 7
Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:
Counters By Taweesak Reungpeerakul
Digital Design Lectures 11 & 12 Shift Registers and Counters.
Registers and Counters Chapter 6. Digital Circuits 2 Clocked sequential circuits a group of flip-flops and combinational gates connected to form a feedback.
Sequential Logic Circuit
Sequential Logic Circuit
Sequential logic circuits
Counters and Registers
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Digital Fundamentals Tenth Edition Floyd Chapter 9.
Digital Electronics.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
Shift Register Counters
Synchronous Counters, ripple counter & other counters Lecture 2
Digital Design: Sequential Logic Blocks
EET 1131 Unit 12 Shift Registers
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
Electronics Technology
Digital Fundamentals Abdul Hameed
EKT 124 / 3 DIGITAL ELEKTRONIC 1
EKT 221 – Counters.
Prof. Hsien-Hsin Sean Lee
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Sequential Circuit: Counter
Counters and Registers
Dr. Clincy Professor of CS
Sequential Circuit - Counter -
3.2 Shift Register Basic shift register function
Shift Registers.
Digital Fundamentals with PLD Programming Floyd Chapter 10
CS Fall 2005 – Lec. #5 – Sequential Logic - 1
EET 1131 Unit 12 Shift Registers
Chapter 9: Sequential Logic Modules
Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.
CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 15 March 9 W’05 Yutao He 4532B Boelter Hall
CSE 370 – Winter Sequential Logic-2 - 1
Dr. Clincy Professor of CS
Computer Architecture and Organization: L02: Logic design Review
CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 12 February 28 W’05 Yutao He 4532B Boelter Hall
CSE 370 – Winter Sequential Logic-2 - 1
EET107/3 DIGITAL ELECTRONICS 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CS 140 Lecture 19 Standard Modules
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture 18 Logistics Last lecture Today HW5 due today (with extra 10%)
CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 11 February 23 W’05 Yutao He 4532B Boelter Hall
Counters.
Presentation transcript:

CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 16 March 14 W’05 Yutao He yutao@cs.ucla.edu 4532B Boelter Hall http://courseweb.seas.ucla.edu/classView.php?term=05W&srs=187154200

Outline Administrative Matters Recap Registers Shift Registers Chapter 11 – Sequential macro modules Counters

Administrative Matters HW# 9 Is posted and will be self-graded Describes how the topics in Ch. 11 and 12 will be tested The Final Is given on Friday A review session will be held on Wednesday Extra office hours will be scheduled My office hours this week Monday and Wednesday 6-7:30pm Thursday 7:30-9pm Graded work

Chapter 11 Sequential Modules Sequential Systems Flip-Flops (D, JK, SR, T FFs, etc.) Chapters 7-8 Design Analysis Module networks (Register, Shift Register, Counter) Chapter 11 Basic Questions: What are each module’s property? inputs, outputs, functions (high-level and binary level) How to implement it using FFs and logic gates? How to design a sequential system using these modules? How to analyze a sequential system using these modules?

n-Bit Register

Shift Registers Basic Types: Serial In/Serial Out (SI/SO): m=n=1 CLK Shift Register CTL n Basic Types: Serial In/Serial Out (SI/SO): m=n=1 Serial In/Parallel Out (SI/PO): m=1, n> 1 Parallel In/Serial Out (PI/SO): m>1, n=1 Parallel In/Parallel Out (PI/PO): m, n > 1

Modulo-p Counter Modulo-p Counter CLK CTL n TC

Modulo-p Counter: High-Level Spec

Types of Modulo-p Counter Sequencing direction Up counter Down counter Up/Down counter Number of states or Encoding scheme Binary counter Decimal (a.k.a. Decade) counter non-power-of-2 counter Gray code counter Ways of implementation Ring counter Twisted tail (a.k.a. Johnson, Mobius) counter Ripple counter

Types of Modulo-p Counters (Cont’d) According to numbers and encoding scheme of states: Decimal

Types of Modulo-p Counters (Cont’d) Modulo-4 Ring Counter Modulo-8 Twisted Tail Counter

Self-Starting Counter The problem: Given a counter that does not use all state combinations of the storage elements, how to initialize a counter with a valid state? The concept of self-starting: From any initial state, a counter can eventually enter the valid counter sequence. Example: A modulo-5 counter 111 001 100 110 101 000 010 011 111 001 100 110 101 000 010 011 Self starting Not Self starting

Binary Mod-16 Counter with Parallel Input

Binary Counter: High-Level Spec

Applications of Counters (1) Count number of occurrence of an event

Applications of Counters (2) Control a fixed sequence of actions

Applications of Counters (3) Generate timing signals

Applications of Counters (4) Generate clocks of different frequencies

Network of Counters Basic approaches of interconnection Cascade counters To get longer period Parallel counters To get more states

Cascade Counters

Parallel Counters Design a modulo-504 counter 504=7x8x9 000, 111, 222, 333, 444, …

Design Using Binary Counters Typical Problems: Given a modulo-p counter, implement: modulo-k (up) counter, where 1  k  p a-to-b counter, where 1  a < b  p modulo-k down counter up/down modulo-k counter any sequential systems Basic approach: Try to design the “glue logic” around the basic counter: How to perform initialization How to detect a state How to skip a state

Binary Modulo-16 Counter CLK LD TC I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR

Design with Modulo-16 Counter • s 4 • • x I 4 • •

Design A Modulo-12 Counter CLK LD I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR x S0 S1 S3 TC 0 0 0 0

Design A 1-to-12 Counter S3 S2 S1 S0 CLR x CNT Modulo-16 Counter CLK LD I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR x S2 S3 TC 0 0 0 1

Design A Modulo-16 Down Counter The key observation: Each next state needs to be loaded from parallel inputs I3,I2,I1,I0 when count input is 1. Modulo-16 Counter CLK LD I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR x Comb. Logic TC(-) S3 S2 S1 S0 x

A Modulo-16 Down Counter - Cont. Function Table: Inputs: S3, S2, S1, S0, and x Outputs: I3,I2,I1,I0, and TC(-) S3 S2 S1 S0 I3 I2 I1 I0 TC(-) x = 0 S3 S2 S1 S0 I3 I2 I1 I0 TC(-) x = 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 0 0 What about a Modulo-12 down counter?

Design A Up/Down Modulo-16 Counter Need to introduce mode control inputs: (x,y)=(1,0)  Up (x,y)=(0,1)  Down x = y, do not change Modulo-16 Counter CLK LD I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR x y x y Comb. Logic TC(+) TC(-) S3 S2 S1 S0 x’y

Design Any Sequential Systems Key steps: Obtain the transition tables Design the combinational logic

Example 1 Using a modulo-16 counter, implement a counter with the following periodical sequence: 0, 2, 5, 6, 7, 9, 10, 12, 13, 15 Modulo-16 Counter CLK LD I3 I2 I1 I0 S3 S2 S1 S0 CNT CLR x Comb. Logic TC S3 S2 S1 S0 x

Example - Cont. x = 0 x = 1 S3 S2 S1 S0 I3 I2 I1 I0 TC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 - - - - - 0 0 0 1 - - - - - 0 0 1 0 0 0 1 0 0 0 0 1 0 0 1 0 1 0 0 0 1 1 - - - - - 0 0 1 1 - - - - - 1 1 1 1 1 1 1 1 0 1 1 1 1 0 0 0 0 1

Summary Chapter 11 Counter

Next Lecture Chapter 12 - ROM Final Review Course Evaluation