Grounding, Power Distribution

Slides:



Advertisements
Similar presentations
EXPLORING QUANTUM DOTS
Advertisements

WP7 ATLAS ID Barrel End Services T.J.FRASER UCL Aim: Using experience gained from work on the current ATLAS SCT Barrel, attempt an improved design and.
Basic Jens Neigaard.
Metal Oxide Semiconductor Field Effect Transistors
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Transmission lines.
Section 2.1 Controlling the Flow of Electrical Current.
The SLHC and the Challenges of the CMS Upgrade William Ferguson First year seminar March 2 nd
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
F. Arteche, C. Esteban Instituto Tecnológico de Aragón D. Moya, I. Vila, A. L. Virto, A. Ruiz Instituto de Física de Cantabria Powering requirements and.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
General Licensing Class Oscillators & Components Your organization and dates here.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
ATLAS Upgrade ID Barrel: Services around ‘outer cylinder’ TJF updated According to the drawing ‘Preparation outer cylinder volume reservation’
ALICE DCS Workshop 28/29 May 2001 Vito Manzari, INFN Bari SSD (Silicon Strip Detector) SDD (Silicon Drift Detector) SPD (Silicon Pixel Detector) Detector.
Channels of Communication SL – Option F.4. Ways of Communicating Wire Pairs –This is the cheapest form of cable, they are 2 insulated wires that are run.
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
Power Distribution Existing Systems Power in the trackers Power in the calorimeters Need for changes.
A.A. Grillo SCIPP-UCSC ATLAS 19-Jul SiGe biCMOS for Next Gen Strip Readout Evaluation of SiGe biCMOS Technologies for Next Generation Strip Readout.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Foundry Characteristics
Doug, here are some slides. FGT Electrical Integration ethernet trig/clk DDL fiber Wiener MPOD controller ISEG 8 ch HV -4 2 mA ARC module (APV Readout.
B-layer integration with beam-pipe and services ATLAS B-layer upgrade E. Anderssen A. Catinaccio.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
SCIPP Santa Cruz Institute for Particle Physics
Channels of Communication HL – Option F.4 Mr. Jean April 22 nd, 2014.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
9/17/2008TWEPP 2008, R. Stringer - UC Riverside 1 CMS Tracker Services: present status and potential for upgrade Robert Stringer University of California,
SP & DC-DC Considering the benefits of combining serial powering and DC-DC conversion technologies in powering ATLAS SCT upgrade modules & staves Richard.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
TCT measurements of HV-CMOS test structures irradiated with neutrons I. Mandić 1, G. Kramberger 1, V. Cindro 1, A. Gorišek 1, B. Hiti 1, M. Mikuž 1,2,
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
Page 1 Liverpool January 11th, 2012 LHCb Upgrade Meeting Planar Silicon Detectors I. Tsurin Generic sensor R&D ATLAS-oriented commitments LHCb-oriented.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
EC: 7 DISK concept Preliminary considerations
Tracking Upgrade R&D Meeting. Columbia University A. Seiden September 22, 2003.
Straw man layout for ATLAS ID for SLHC
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Integrating part of the ATLAS Radiation Monitor will measure
An Introduction to Transmission Media
A Seminar presentation on
Different Types of Transistors and Their Functions
Calorimeter Mu2e Development electronics Front-end Review
Preliminary thoughts on SVT services
Results achieved so far to improve the RPC rate capability
IBL Overview Darren Leung ~ 8/15/2013 ~ UW B305.
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Metal Semiconductor Field Effect Transistors
Hybrid Pixel R&D and Interconnect Technologies
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
Meeting on Services and Power Supplies
Vertex Detector Mechanical R&D Design Questions and Issues
PIN DIODE.
Characterization of a Pixel Sensor for ITK
Group Number 42: Monitoring System for Rotating Turbines
VLSI Design MOSFET Scaling and CMOS Latch Up
Conducted and Wireless Media (Part I)
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
ATL-IC-ES new version available - approval starts
SVT detector electronics
SVT detector electronics
Presentation transcript:

Grounding, Power Distribution And New Readout Technologies Excerpts from: US ATLAS Upgrade Workshop 6/7-Jan-2004 SCIPP Seminar 12-Jan-04 Alex Grillo SCIPP - UCSC 12-Jan-2003 1 Grounding, Power Distribution and New Readout Technologies

Grounding, Power Distribution and New Readout Technologies The ATLAS Detector Largest HEP Apparatus ever built - A general purpose particle spectrometer One of four LHC detectors The Inner Detector ATLAS eTour at http://atlasexperiment.org/ 12-Jan-2003 2 Grounding, Power Distribution and New Readout Technologies

ID Grounding Principles Sub-detectors are electrically independent (floating power supplies) except for connections to IDGND, the global ID reference point. All connections to IDGND from sub-detectors are from the EM shields surrounding the detector sections. Analogue and digital ground referenced on detector modules Module ground connected to the individual EM shield. 12-Jan-2003 3 Grounding, Power Distribution and New Readout Technologies

SCT Grounding Layout for Example 12-Jan-2003 4 Grounding, Power Distribution and New Readout Technologies

SCT Power Distribution for Example 12-Jan-2003 5 Grounding, Power Distribution and New Readout Technologies

Driving Issues for Grounding Scheme The grounding scheme keeps a single point ground at the detector and allows the floating power supplies and cable plant to be distributed over a wide area, stretching to USA15 and US15 on either side of the collider hall, without introducing any loops. For the SCT and Pixels, the control signals to the detector and the data signals from the detector are optical eliminating any electrical interconnects between the Off-Detector DAQ system and the detector. To minimize any electrical interference between other monitoring systems and the detector, all “slow control” signals are included inside power cabling to the power supplies. Therefore, control signals share the same reference potential and shielding as the detector power. 12-Jan-2003 6 Grounding, Power Distribution and New Readout Technologies

ID Power Distribution Issues Power distribution for the ID has two main issues: Voltage drop from power supplies to electronics The SCT, for example, currently draws ~1.2A/circuit. The cable run is ~130m resulting in a voltage drop of about 6V for the 3.5V and 4.0V circuits. Space for cables, especially through the gap region All the available space in the gap region is now allocated for existing services. We are using unusual (i.e. thin insulation) cables in order to fit now. We will have to be creative to service more channels. 12-Jan-2003 7 Grounding, Power Distribution and New Readout Technologies

Grounding, Power Distribution and New Readout Technologies The Voltage Drop Issue The voltage drop not only wastes power as heat in the cable. Sudden reduction of current draw (e.g. loss of clock reduces current in digital logic by ~40%) results in large increase in voltage at the detector, possibly exceeding maximum voltage rating of electronics. SCT now has voltage limiter circuits at PP3 to prevent over voltage in such cases. This will only become worse with next generation technologies, which operate at lower voltages. The lower operating voltages of the new technologies can help to lower the power dissipation but that is not enough. The current requirement also must be maintained or hopefully decreased. Another option to be investigated is a voltage limiter built into the readout electronics or possibly even on-board voltage regulators. 12-Jan-2003 8 Grounding, Power Distribution and New Readout Technologies

Grounding, Power Distribution and New Readout Technologies Cable Volume Issue The current ID being prepared for installation will fill all the available space available in the gap areas. If the ID upgrade will increase channel count, we will have to be creative in how we utilize existing cables or existing space. If current requirements per channel can be reduced, it would be possible to redefine granularity of detector modules/cable. 12-Jan-2003 9 Grounding, Power Distribution and New Readout Technologies

SCT Cable Passing thru Gap Pos 1 Quad of insulated wires 2 wires of AWG 20 (power) 2 wires of AWG 28 (sense) Pos 2 Pos 3 Twisted pair of AWG 28 (500V sensor bias) Pos 4 Twisted 3 wires of AWG 28 (control) Pos 5 Pos 6 Drain wire non insulated - 1 wire of AWG 24 Pos 7 Shield of aluminium polyester tape in contact with the drain wire Pos 8 Outer jacket FRNC Outer Diameter 5.5mm Cu for power = 64% total Cu 12-Jan-2003 10 Grounding, Power Distribution and New Readout Technologies

Development Work is Needed Some options for power distribution in an all silicon ID: Replace all TRT services with new services for outer silicon. Should include some gas lines as well. Certainly not sufficient by itself. Reduce current per channel by 2x to 4x to solve voltage drop problem as operating voltages decrease. Reduce current per channel by 2x to 4x and re-optimize granularity of channels/cable to service more channels. This will maintain similar voltage drop issue so limiters or regulators must also be developed. Find added paths for cables to exit ID 12-Jan-2003 11 Grounding, Power Distribution and New Readout Technologies

UMC CMOS/BiCMOS technology “roadmap” from Paul O’Connor 12-Jan-2003 12 Grounding, Power Distribution and New Readout Technologies

Technology options from Paul O’Connor 2. Silicon Germanium BiCMOS: Adding a graded SixGe1-x layer grown by Molecular Beam Epitaxy creates a high-performance npn bipolar transistor which can be integrated with standard bulk CMOS. The bipolar transistor has excellent high frequency properties (e.g. 200 GHz fT), also low current and voltage gain,1/f noise, good radiation resistance, and works at cryogenic temperatures. This technology is being driven by RF communication and disk-drive markets. SiGe is a relatively new technology, volume production for the last 4 years. Many of the major foundries (IBM, TSMC) and some smaller ones (AMS) are starting to offer SiGe. Wafer size smaller than bulk CMOS, costs higher. More information: J. Cressler’s talk at FEE2003: http://www-ppd.fnal.gov/EEDOffice-w/conferences/FEE_2003/FEE2003talks/A3_Cressler.pdf 12-Jan-2003 13 Grounding, Power Distribution and New Readout Technologies

Technology Comparison From the SCIPP Proposal for Advanced Research Development Estimates by Ned Spencer 12-Jan-2003 14 Grounding, Power Distribution and New Readout Technologies