Electronics for Physicists

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Programmable Logic Devices
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Programmable logic and FPGA
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
General FPGA Architecture Field Programmable Gate Array.
EE4OI4 Engineering Design Programmable Logic Technology.
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Electronics Division.
Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.
J. Christiansen, CERN - EP/MIC
Programmable Logic Devices
Introduction to Programmable Logic Devices John Coughlan STFC Technology Department Detector & Electronics Division.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
EE3A1 Computer Hardware and Digital Design
FPGA Based System Design
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
CEC 220 Digital Circuit Design Programmable Logic Devices
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Programmable Logic Devices Zainalabedin Samadi. Embedded Systems Technology  Programmable Processors  Application Specific Processor (ASIP)  Single.
Programmable Logic Devices
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
Field Programmable Gate Arrays
Introduction to Programmable Logic Devices
Introduction to ASICs ASIC - Application Specific Integrated Circuit
Introduction to Programmable Logic
Issues in FPGA Technologies
ETE Digital Electronics
Digital Design Lecture 14
Sequential Programmable Devices
Sequential Logic Design
Introduction to Programmable Logic Devices
Programmable Logic Device Architectures
Reconfigurable Architectures
Lecture 15 Sequential Circuit Design
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Programmable Logic Devices
Introduction to Programmable Logic
Instructor: Dr. Phillip Jones
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Electronics for Physicists
Dr. Clincy Professor of CS
FPGA.
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Field Programmable Gate Array
Field Programmable Gate Array
Field Programmable Gate Array
Chapter 13 – Programmable Logic Device Architectures
FIGURE 7.1 Conventional and array logic diagrams for OR gate
حافظه و منطق قابل برنامه ریزی
حافظه و منطق قابل برنامه ریزی
Introduction to Programmable Logic Devices
Dr. Clincy Professor of CS
Programmable Logic- How do they do that?
EEE2243 Digital System Design Chapter 9: Advanced Topic: Physical Implementation by Muhazam Mustapha extracted from Frank Vahid’s slides, May 2012.
"Computer Design" by Sunggu Lee
PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Physical Implementation
Implementing Logic Gates and Circuits
Programmable logic and FPGA
Presentation transcript:

Electronics for Physicists Lecture 16 Programmable Logic

Programmable Digital Logic + FPGA December 2018 Electronics for physicists

PROM PROM: programmable sum of products with predefined products PROM before programming PROM: programmable sum of products with predefined products December 2018 Electronics for physicists

Electronics for physicists PROM December 2018 Electronics for physicists

PROM PROM after programming December 2018 Electronics for physicists

Electronics for physicists December 2018 Electronics for physicists

PLAs and PALs PAL PLA In PLAs, both the AND and the OR matrix can be programmed. In PALs, only the AND matrix can be programmed. December 2018 Electronics for physicists

Electronics for physicists Complex PLDs (CPLD) Structure of a CPLD Programmable SPLDs Programmable interconnects Some CPLDs keep memory settings after power-off Zoom in December 2018 Electronics for physicists

FPGA – Field Programmable Gate Array FPGA: Sea of programmable islands in an ocean of interconnects 80 – 90% of FPGA are interconnects. FPGAs are much more powerful and expensive than CPLDs December 2018 Electronics for physicists

Electronics for physicists FPGA building blocks Logic cells: MUX, flipflops, SRAM Interconnects: programmable routing switches, input connection blocks Clock distribution logic Block RAM (BRAM) Dedicated Digital Signal Processors (DSPs) Medium- and high-speed data transceivers (6 Mb/s - 33 Gb/s lines) High-end FPGAs can receive and send several Terabit/s ! „Soft“ or „hard“ micro processors ADC for monitoring operation temperature and voltages … December 2018 Electronics for physicists

Logic gates = Truth table = Look-up Table Look-up table (LUT) Logic gates = Truth table = Look-up Table December 2018 Electronics for physicists

Illustration of a slice with two logic cells December 2018 Electronics for physicists

Electronics for physicists Logic block (CLB) December 2018 Electronics for physicists

A logic cell in operation December 2018 Electronics for physicists

Electronics for physicists Example: SLICEL Note that: LUT outputs can be connected there are different types of MUXs the carry structure to connect different slices December 2018 Electronics for physicists

Illustration of interconnect logic Note the differences between programmable input connection blocks and routing switches long and short connections December 2018 Electronics for physicists

Electronics for physicists ASIC costs Integrated circuit tier structure Many metal layers for power (thick metal) and general connectivity (thin metal) Costs of masks range from 100 k€ to several M€ for modern processes. Multi-project wafer (MPW) still cost ~10 k€ for a few chips or just one chip of a few mm2 area. December 2018 Electronics for physicists

Electronics for physicists Gate arrays (GAL) Prefabricated set of transistors and logic gates Custom metal layers Gate arrays offer low-density circuits at reduced costs Basic cells Double column array December 2018 Electronics for physicists

Electronics for physicists FPGA design flow Functional design in VHDL. Then functional (RTL) simulation Synthesis: interpretation of VHDL code and mapping to FPGA building blocks (LUTs, MUX, registers, ….) => Netlist. Then timing analysis Implementation: Translate, map, place & route => bitstream FPGA configuration: download bit stream into FPGA and run! December 2018 Electronics for physicists

Electronics for physicists ML605 development board December 2018 Electronics for physicists

Virtex-6 Pinout (FF1155 Package) ~ 1000 connections high-speed I/O high power density for compute intense use Designing an FPGA board is involved! December 2018 Electronics for physicists

Electronics for physicists Why use FPGAs ? High computing power through parallel processing Acess to latest transistor technologies Energy efficiency in comparison to CPUs and GPUs Affordable in comparison with ASIC development Relatively short design cycles Firmware can be updated! FPGAs are heavily used in data acquisition and trigger systems December 2018 Electronics for physicists

Disadvantages of FPGAs for detector instrumentation ? FPGA are essentially digital devices with no analog functionality Power consumption is still high in comparison to ASICs FPGAs are not necessarily radiation-tolerant FPGAs are bulky On-detector logic does not always need to be „intelligent“ FPGAs are not used as front-end electronics December 2018 Electronics for physicists

Comparison FPGA & GPU &CPU December 2018 Electronics for physicists