Chapter 9 Bootloader.

Slides:



Advertisements
Similar presentations
Chapter 9 Bootloader.
Advertisements

8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
Computer System Overview
© Copyright 2004 Dr. Phillip A. Laplante 1 Memory  Memory access  Memory technologies  Memory organization.
Chapter 9 Bootloader. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 9, Slide 2 Learning Objectives  Need for a bootloader.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Using PDG with e2studio: Example
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Software Development and Software Loading in Embedded Systems.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,
1-1 SYS Module System Clocks FXTAL BCLK Reset Circuit Reset Conditions Bootstrap Initialization.
NS Training Hardware. System Controller Module.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Computer Organization
hardware and operating systems basics.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Monitor ROM Module MTT48 V MONITOR ROM MODULE (MON)
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
8254 Programmable Interval Timer
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
The 8051 Microcontroller and Embedded Systems
DOS  In the 1980s or early 1990s, the operating system that shipped with most PCs was a version of the Disk Operating System (DOS) created by Microsoft:
Samsung ARM S3C4510B Product overview System manager
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Copyright © 2004 Texas Instruments. All rights reserved. T TO Technical Training Organization 1.Introduction 2.Real-Time System Design Considerations 3.Hardware.
NETOS5.1 Training NS7520 Overview NETOS5.1 Overview BSP Changes BSP & Board Configurations Build File Changes for GHS Makefile Changes for GNU Linker Files.
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
Virtual Memory Review Goal: give illusion of a large memory Allow many processes to share single memory Strategy Break physical memory up into blocks (pages)
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Intel 8051 Another family of microcontroller is the Intel 8051 family. The basic 8051 microcontroller has four parallel input/output ports, port 0, 1,
Design of DSP testing environment Performed By: Safovich Yevgeny Instructors: Eli Shoshan Yevgeni Rifkin הטכניון - מכון טכנולוגי לישראל הפקולטה.
Host Port Interface Expansion Bus Chapter 16 C6000 Integration Workshop Copyright © 2005 Texas Instruments. All rights reserved. T TO Technical Training.
Basic Memory Management Chapter 3 C6000 Integration Workshop Copyright © 2005 Texas Instruments. All rights reserved. Technical Training Organization T.
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
Chap. 4 ARM Boot Loader Internals. 2 S3C2500 ARM940T Core module ARM9TDMI CoreIC.
Computer Basics.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Homework Reading Machine Projects Labs
CHAPTER 7.
Hardware Source: ttp:// under
CS 286 Computer Organization and Architecture
Dr. Michael Nasief Lecture 2
8085 Microprocessor Architecture
CS703 - Advanced Operating Systems
ECE 3551 Microcomputer Systems 1
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Architecture of Microprocessor (Intel 8085) Unit-I
Introduction to Microprocessors and Microcontrollers
The TMS320C6x Family of DSPs
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Serial EEPROM (Atmel 24C-512)
8085 Microprocessor Architecture
Unit – Microcontroller Tutorial Class - 2 ANITS College
Hardware Source: ttp:// under
8051 Micro Controller.
Chapter 4 Introduction to Computer Organization
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
Digital Signal Processors-1
UNIT-III Pin Diagram Of 8086
8085 Microprocessor Architecture
CHAPTER 4 I/O PORT PROGRAMMING.
The Programmable Peripheral Interface (8255A)
Computer Operation 6/22/2019.
Presentation transcript:

Chapter 9 Bootloader

Learning Objectives Need for a bootloader. What happens during a reset. Boot modes and processes. Memory map.

What is the bootloader? VCC VCC Boot Config Addr 0000 EMIF L2 Cache L1P Cache 0001 0002 0003 ... CPU EPROM DMA L1D Cache C6211/C6711 When the DSP is NOT powered or under reset the internal program memory is in a random state.

What is the bootloader? VCC VCC Boot Config Addr 0000 0000 EMIF L2 Cache L1P Cache 0001 0001 0002 0002 0003 0003 ... CPU EPROM DMA PC=0003 PC=0000 PC=0001 PC=0002 L1D Cache C6211/C6711 When the DSP is powered and the CPU is taken out of reset the internal memory is still in a random state and the program will start running for address zero.

What is the bootloader? VCC VCC Boot Config EMIF L2 Cache L1P Cache CPU EPROM DMA L1D Cache C6211/C6711 With the boot, a portion of code can be automatically copied from external to internal memory.

What happens at reset: System timeline /RS pin CPU Reset Device Reset When the device is held in reset: The device is initialised to the default state. Most 3-state outputs are in the high impedance state.

What happens at reset: System timeline /RS pin CPU Reset Device Reset CPU Reset Boot load in operation On the rising edge of the /RS pin: The processor checks the boot mode configuration (HD[4:3]) and starts the boot loader. The EDMA automatically copies 1K bytes from the beginning of CE1 location to the internal program memory starting at address zero.

What happens at reset: System timeline /RS pin CPU Reset Device Reset CPU Reset Boot load in operation Once the boot loader has finished initialising the internal memory the CPU is taken out of reset. The CPU starts running from address zero.

‘C6211 and ‘C6711 Memory map The ‘C6211 and ‘C6711 has only one memory map, MAP0. Internal memory is always located at address zero. Internal memory can be used as either program or data.

‘C6211 and ‘C6711 Memory map

Boot modes and processes Two questions need to be answered about the bootloader, these are: What methods of boot are available and how are they selected? How does the DSP know what type of memory it is going to boot from?

Bootloader operational modes The TMS320C6211 and ‘C6711 support the following boot configurations: (1) Host Port Interface (HPI) boot. (2) 8-bit ROM boot. (3) 16-bit ROM boot. (4) 32-bit ROM boot. Note: with the ‘C6211 and ‘C6711 there is no “no-boot” mode as for the other ‘C6000 processors.

Bootloader configuration The boot mode is selected by pulling the HD[4:3] pins (HPI data bus pins) high or low at reset. Depending on the voltages on this pins one of the four modes is selected. Boot mode HPI boot 8-bit ROM boot 16-bit ROM boot 32-bit ROM boot HD[4:3] 00 01 10 11

Endianess configuration The endian mode is determined at the same time as boot mode. Pulling pin HD[8] high or low selects the following endian modes. Device operation Big endian Little endian HD[8] 1 Note: ensure that the software development tools are also configured with the same endian type as the hardware.

Clock mode configuration The input clock mode is also determined at the same time as boot mode. Pulling CLKMODE0 pin high or low selects the following modes. PLL frequency multiplier No multiplication Input frequency is multiplied by 4 CLKMODE0 1

Boot process: HPI boot mode In this mode the following sequence is used: The CPU is held in reset while the remaining of the device is released. The host processor initialises the CPU’s memory space through the HPI. When all the necessary memory is initialised the host processor takes the CPU out of reset by writing a ‘1’ to the DSPINT bit filed of the Host Port Interface Control (HPIC) register. DSPINT HPIC 17

Boot process: HPI boot mode /RS Boot Config L2 Cache L1P Cache HPI HOST CPU DMA EMIF DRAM L1D Cache C6211/C6711

Boot process: HPI boot mode Question: How does the host processor check that the memory has been initialised correctly? Answer: The host can read and write to any address so it can check by reading the ‘initialised’ memory.

Boot process: HPI boot mode Question: If an external memory needs to be initialised via the HPI how do you ensure that the EMIF is set correctly? Answer: The first thing the Host should do is to write the EMIF register then write to the external memory locations.

Boot process: ROM boot mode In this mode the following sequence is used: The CPU is held in reset while the bootloader operates. The bootloader copies 1Kbytes from CE1 with the default settings to internal memory at address zero. CPU is taken out of reset. CPU starts running code from address zero.

Boot process: ROM boot mode VCC /RS Boot Config L2 Cache L1P Cache EMIF ROM CPU DMA DRAM L1D Cache C6211/C6711

Chapter 9 Bootloader - End -