Data Communication Real-Time Semi Real-Time Store and forward

Slides:



Advertisements
Similar presentations
CSE 413: Computer Networks
Advertisements

Chapter Thirteen: Multiplexing and Multiple- Access Techniques.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
1 An Approach to Real-Time Support in Ad Hoc Wireless Networks Mark Gleeson Distributed Systems Group Dept.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
“Data can be corrupted during transmission. For reliable communication, errors must be detected and corrected.”
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
Data and Computer Communications Chapter 10 – Circuit Switching and Packet Switching (Wide Area Networks)
1 SONET/SDH. 2 T1/E1 Time division multiplexing Allows a link to be utilized simultaneously by many users.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
M. Circella and the NEMO Coll., Timing Calibration in NEMO VLV T workshop, Amsterdam, October 2003 Timing calibration in NEMO M. Circella Istituto Nazionale.
Lecture 8 Virtual Switching (contd.) & Message Switching.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
Fiber Distributed Data Interface (FDDI)
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Trigger Gigabit Serial Data Transfer Walter Miller Professor David Doughty CNU October 4, 2007.
Top Requirement: PMT pulse timing accuracy (decision tree) What optical network? Ethernet Sonet Fibre channel and others Data store and forward (clock.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Data and Computer Communications Digital Data Communications Techniques + Error Control+ Digital Data Communications Techniques + Error Control+Multiplexing.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
 First generation systems utilized frequency axis to separate users into different channels  Second generation systems added time axis to increase number.
Data and Computer Communications Eighth Edition by William Stallings Lecture slides by Lawrie Brown Chapter 10 – Circuit Switching and Packet Switching.
Data and Computer Communications Ninth Edition by William Stallings Chapter 10 – Circuit Switching and Packet Switching Data and Computer Communications,
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 Muhammad Waseem Iqbal Lecture # 20 Data Communication.
A DWDM link for Real-Time data acquisition systems
Event reconstruction for the RICH prototype beamtest data 2014
Multiplexing.
DAQ Requirements M. Villa 21/02/2011.
Using VDSL2 over Copper in the Vertical String
DAQ read out system Status Report
Beam Wire Scanner (BWS) serial link requirements and architecture
2.10 Flow and Error Control Before that ...
Chapter 9: Data Link Control
Multiple Access Techniques for Wireless Communication
Abbreviated designation
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
“FPGA shore station demonstrator for KM3NeT”
CS408/533 Computer Networks Text: William Stallings Data and Computer Communications, 6th edition Chapter 1 - Introduction.
Pasquale Migliozzi INFN Napoli
White Rabbit in KM3NeT Mieke Bouwhuis NIKHEF 9th White Rabbit Workshop
40Gb/s & 100Gb/s Transport in the WAN October 10, 2007
Underwater Acoustic Communication
Data Transmission Keep errors to an acceptable low probability
Multiple Access Problem: When two or more nodes transmit at the same time, their frames will collide and the link bandwidth is wasted during collision.
IALA proposals for PDNR ITU-R M.[VDES] – Annex 2
OPTICAL PACKET SWITCHING
Commodity Flash ADC-FPGA Based Electronics for an
TLK10xxx High Speed SerDes Overview
Network Architecture for Cyberspace
Read Out and Data Transmission Working Group
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
Non-local signal transfer between atomic nuclei
Lecture 7 Exercise 7 1. Explain what are the connection-oriented communication and the connectionless communication. Give some examples for each of the.
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
CSE 313 Data Communication
Circuit Switched Network
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
40Gb/s & 100Gb/s Transport in the WAN October 10, 2007
Networks: Bit and Byte Stuffing
Dr. John P. Abraham Professor UTPA
Fiber Optic Transciever Buffer
Scanning Synchronization
Chapter 9: Data Link Control
Presentation transcript:

Thoughts over a data acquisition system for reading out KM3NeT Optical Modules

Data Communication Real-Time Semi Real-Time Store and forward Need High Bandwidth 10 Gbps => 100 ps/bit => 10 PMTs in a 1 ns slot More than 10 PMTs => determine priority and accept that you sometimes loose data Link utilization not 100% Data Some framing overhead Some link synchronization overhead delay Semi Real-Time Postpone a transmission and code the delay in the data Data can be smeared over time => lower bandwidth => less power Need some electronics (FPGA) Store and forward The same electronics could timestamp events Timing transfer over data-link phase-locks and calibrates the Local Clock Low bandwidth On shore data is already pre-formatted

Frame Numbering and Calibration Data N+9 N+11 N+10 1 N+8 N+10 N+9 N+11 1 N+5 N+7 N+6 N+8 N+9 1 N+11 N+10 Data Data N+10 1 N+11 N+7 N+9 N+8 N+10 N+11 1 1 Data 1 1 Data 1 Data N+4 N+6 N+5 N+7 N+8 N+11 N+10 N+9 1 Data Data N+11 1 N+6 N+8 N+7 N+9 N+10 1 N+11 Data N+4 N N+2 N+1 N+3 N+7 N+6 N+5 N+8 N+3 N+5 N+4 N+6 N+7 N+10 N+9 N+8 N+11 Data N+1 N+3 N+2 Data N+4 N+5 N+8 N+7 N+6 N+9 N+2 N+4 N+3 N+5 N+6 N+9 N+8 N+7 N+10 Data N N+1 N+1 N N+2 N+1 N N+2 N+6 N+5 N+4 N+7 N+3 N+1 N+2 N+5 N+4 N+3 N+6 N N N+1 N+4 N+3 N+2 N+5 N+2 N+1 N N+3 N N+3 N+2 N+1 N+4 N Optical Module Reference Clock Propagation Delay Is known! (8 Frames in this example) Shore Station

Frame numbering Use a Pseudo Random Bit Stream (PRBS) 001101111100011010110110000110101110110000010101001011 000110101 1 107 001101011 214 011010110 1 429 110101101 1 859 101011011 694

Conclusion All Receivers (in Optical Modules and in Shore Station) are phase locked to the Shore Station Transmitter Clock. Calibration is done automatically and constantly. Data can be corrected on the fly. Frames can be numbered with a 1-bit overhead. This proposal fits both “Semi Real-Time” and “Store and Forward” concepts.