PlasmaTherm DSE Qual - Nano Recipe

Slides:



Advertisements
Similar presentations
(and briefly, Electrodeposition)
Advertisements

ITRS Metrology Roadmap 2009 EuropeBart Rijpers (ASML) JapanYuichiro Yamazaki (Toshiba) Eiichi Kawamura (Fujitsu Microelectronics) Masahiko Ikeno.
PMMA & HSQ trend chart December 2012 Sangeeth kallatt.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Tutorial on Subwavelength Lithography DAC 99
Etch Process Trends. Etch process trends Most trends are not consistent. They depend on the specific values of input parameters. At point A, pressure.
Chemical Mechanical Planarization of TEOS SiO2 for Shallow Trench Isolation Processes on an IPEC/Westech 372 Wafer Polisher Michael Aquilino Microelectronic.
Trench 3 process flow Discretes and MultiMarket ICs DMI – BL Power 17 july 2002.
REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
RMS VISION SYSTEMS Innovative Solutions for the Semiconductor Industry Application Note: CD Measurement for FET Features NGS 3500 Advanced Metrology System.
FUNCTIONAL CHEMICALS RESEARCH LABORATORIES Copyright(c) NIPPON KAYAKU Co., Ltd. 1 KAYAKU MicroChem. Co., Ltd. MicroChem. Corp. NIPPON KAYAKU Co., Ltd.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
RECIPES FOR PLASMA ATOMIC LAYER ETCHING*
ONEBAT Meeting November 17, 2005 EPFL contribution Samuel Rey-Mermet, Paul Muralt.
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
Woodpile Structure Fabrication Chris McGuinness July 8, 2009 Workshop on Novel Concepts for Linear Accelerators and Colliders Working Group 2: Dielectric.
Microelectronics Processing
Aspect Ratio Dependent Twisting and Mask Effects During Plasma Etching of SiO2 in Fluorocarbon Gas Mixture* Mingmei Wang1 and Mark J. Kushner2 1Iowa State.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Free-Space MEMS Tunable Optical Filter in (110) Silicon
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] E.Yablonovitch, “Inhibited spontaneous emission.
Dry Etch and Thin films & Process Integration June 30th, 2015.
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
McGill Nanotools Microfabrication Processes
Virtual Metrology to Measure Mass Loss at Deep Trench Processes
Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.
SMEAS 2007 Bex, Rob, Georgios, Jason. Fabrication Process status...looks like ~45% of the process is completed... Hmmm....
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Pran Mukherjee, Thomas H. Zurbuchen, L. Jay Guo, and Fred A. Herrero
Lithography and Electrodeposition
Yongshik Park EE235 04/14/08. Nanoimprint Lithography (1994) Imprint mold with 10nm diameter pillars 10nm diameter holes imprinted in PMMA 10nm diameter.
Consequences of Implanting and Surface Mixing During Si and SiO 2 Plasma Etching* Mingmei Wang 1 and Mark J. Kushner 2 1 Iowa State University, Ames, IA.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson.
Date of download: 5/30/2016 Copyright © 2016 SPIE. All rights reserved. SEM images of TiO 2 /SiO 2, after etching in ICP-RIE for 15 min with (a) Al mask.
Chapter 5-1. Chemcal Etching.
Date of download: 6/25/2016 Copyright © 2016 SPIE. All rights reserved. Transmission loss compensation by reducing absorber CD. Figure Legend: From: Throughput.
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Weekly Group Meeting Report
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
ALD Fiji for Conformality Test
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
Etching Processes for Microsystems Fabrication
Team Corrosion EE412 Week 3 Alex and Joey Mentor: J Provine
Plasma-only etching strategy for PS-b-PMMA nanostructures
High Aspect Ratio Si Etching in STS2
Fab. Example: Piezoelectric Force Sensor (1)
Report from CNM activities
Summary of Samples Photolithography Samples: EBL Samples:
CHE 5480 Summer 2005 Maricel Marquez
Si DRIE APPLICATION In Corial 210IL.
Software description cosma pulse
Processing for optical communication devices
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
Quartz Liner Upgrade In 200 Series ICP tools.
DRIE APPLICATIONS In Corial 210IL.
Lithography Advanced.
SiC trench etch for MOSFET application
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
FEOL Front End Of Line.
SiC DRIE APPLICATIONS In Corial 210IL.
Pt-DSE Test Results Testing conducted by Kenneth Leedle
SILICON MICROMACHINING
Pt-dse NANO recipe 50 cycles
Lab Course Dry Etching Goal: Patterning of Si wafer utilizing resist mask and various dry etching systems Parallel plate reactor (group I & III) SF6 P.
Full Profile CMP Metrology
Presentation transcript:

PlasmaTherm DSE Qual - Nano Recipe 10/28/2014

PT-DSE Qual – Nano Recipe – 50 cycles 100um wide -Wafer center Etch depth = 9.984um Etch Rate 3.994um/min Etch Depth dependence on trench dimension Wide Opening - Wafer Center Sidewall View Scallops in 100um Line Scallop depth ~45.5nm

PT-DSE Qual – Nano Recipe – 50 cycles – Trench Width Vs Depth 1.5um Line; Depth = 7.193um 2um Line; Depth = 7.412um 3um Line; Depth = 7.984um 5um Line; Depth = 8.646um 10um Line; Depth = 9.709um 20um Line; Depth = 9.953um 40um Line; Depth = 10.05um 80um Line; Depth = 9.953um

DSE Qual Summary Depth measurement from SEM X-Section 4” Si wafers with resolution mask pattern on 1um 3612 photo resist were used Pattern density on the wafer is ~25% Etch recipe – Nano; Etch rate for wide features (~4um/min; 10um in 50 cycles) Recipe Conditions – BSHe = 4T; Electrode = 15C, Liner = 70C, Lid = 150C, Spool = 180C; No. of loops = 50 Dep: 150 C4F8, 30 Ar, 30mT, 1500W ICP, -10V Bias, 1.0s Etch A: 150 SF6, 30 Ar, 35mT, 1500W ICP, -350V Bias, 1.0s Etch B: 50 SF6, 30 Ar, 25mT, 1300W ICP, -10V Bias, 1.0s SEM X-sections were performed through a series of long lines 10-100um wide as well as 1.5-5um wide lines There is an CD dependence in loss upto ~20um and there is a slight reentrancy in profile; Pre-etch x-section for incoming resist profile is not available. Depth measurement from SEM X-Section Trench Dimension, um Etch Depth, um 1.5 7.193 2.0 7.442 2.5 7.705 3.0 7.984 3.5 8.201 4.0 8.356 4.5 8.558 5.0 8.646 10 9.709 20 9.953 30 9.922 40 10.05 50 10.01 80 100 9.984