Lecture 3 - Instruction Set - Al

Slides:



Advertisements
Similar presentations
Chapter 3 Basic Input/Output
Advertisements

9/20/6Lecture 3 - Instruction Set - Al1 Exception Handling (2)
Chapter 2 HARDWARE SUMMARY
8051 Core Specification.
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
Interrupts Disclaimer: All diagrams and figures in this presentation are scanned from the book “Microprocessors and Programmed Logic” authored by Kenneth.
Processor System Architecture
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
COMP3221: Microprocessors and Embedded Systems Lecture 15: Interrupts I Lecturer: Hui Wu Session 1, 2005.
6-1 I/O Methods I/O – Transfer of data between memory of the system and the I/O device Most devices operate asynchronously from the CPU Most methods involve.
Exception Processing ECE511: Digital System & Microprocessor.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.
Pyxis Aaron Martin April Lewis Steve Sherk. September 5, 2005 Pyxis16002 General-purpose 16-bit RISC microprocessor bit registers 24-bit address.
680XX Hardware Interface Outline Goal Reading
16.317: Microprocessor System Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 29: Microcontroller intro.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
INPUT/OUTPUT ORGANIZATION INTERRUPTS CS147 Summer 2001 Professor: Sin-Min Lee Presented by: Jing Chen.
Software Development and Software Loading in Embedded Systems.
INTERRUPTS PROGRAMMING
9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Interrupts. 2 Definition: An electrical signal sent to the CPU (at any time) to alert it to the occurrence of some event that needs its attention Purpose:
Exceptions and Interrupts 2
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
DAT2343 Accessing Services Through Interrupts © Alan T. Pinck / Algonquin College; 2003.
MICROPROCESSOR INPUT/OUTPUT
Three fundamental concepts in computer security: Reference Monitors: An access control concept that refers to an abstract machine that mediates all accesses.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
13-Nov-15 (1) CSC Computer Organization Lecture 7: Input/Output Organization.
CSNB374: Microprocessor Systems Chapter 5: Procedures and Interrupts.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
Dec Hex Bin 14 E ORG ; FOURTEEN Interrupts In x86 PC.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Module 11 Adapted By and Prepared James Tan © 2001.
Resets & Interrupts MTT CPU08 Core Motorola CPU08 RESETS & INTERRUPTS.
9/20/6Lecture 3 - Instruction Set - Al1 Exception Handling.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Interrupts and signals
8085 Interrupts LAKSHMI.B.E..
CS501 Advanced Computer Architecture
68HC11 Interrupts & Resets.
Microprocessor Systems Design I
Mon. Oct 2 Announcements Quiz Postponed to Wednesday – still only on 2.a + 2.b Video lecture for 2.a posted Lab 6 experiment extension You must come to.
Anton Burtsev February, 2017
Interrupts In 8085 and 8086.
Unit - 1 Interrupts M.Brindha AP/EIE
Interrupts.
Hardware Source: ttp:// under
Introduction of microprocessor
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
8085 Interrupts.
Interrupt.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
PIC Microcontroller What is PC LATH?????.
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Interrupts Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device The process.
Lecture 18 Interrupt 동국대학교 홍유표.
Architecture & Support Components
8085 Microprocessor Architecture
11.1 Interrupt Mechanism, Type, and Priority
Accessing Services Through Interrupts
Interrupts.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Computer Organization
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Hardware Source: ttp:// under
COMP3221: Microprocessors and Embedded Systems
Lecture 12 Input/Output (programmer view)
Presentation transcript:

Lecture 3 - Instruction Set - Al Exception Handling (2) 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al 68000 Exception Handling The 68000’s exception vector table 9/20/6 Lecture 3 - Instruction Set - Al

Exception vector table 256 longwords in low memory $00 0000 to $00 03FF (1024 bytes) Allow specialized routine to handle each exception type Some 8-bit uprocessors even have a small table 9/20/6 Lecture 3 - Instruction Set - Al

Exception Vector Table System reserves low Memory for the table If some vectors not used then no handler Rather than no pointer, point to a Spurious exception handler 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al How to implement it? First answer is MUST be in ROM – 1st 2 longwords are initial supervisor stack pointer and initial program counter $00 0000 to ? These must be there on start up ROM is good as they will be there at startup ROM is also bad as not easily modified Changes require a new ROM 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al Solutions Fixed vector in ROM points to a second vector in RAM that points to routine WHY? Not possible to get a 16 byte ROM Possibly overlay a ROM and RAM at same addresses? When address is in range $00 0000 to $00 0007 ROM is being addressed Otherwise RAM 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al Overlay scheme When reading $00 0000 or $00 0004 actually read $00 1000 or $00 1004 9/20/6 Lecture 3 - Instruction Set - Al

Implementation of Overlay When location $00 0000 or $00 0004 is address ROM is selected 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al 2nd Method – Shadow ROM RAM and ROM are located in the same address space At startup POR* selects ROM POR* does a reset of FF1 On Reads ROM is selected, on Writes RAM Once vector table copied FF1 is set so future reads are from RAM 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al Implementation ROM is addressed until RAM* becomes low After RAM* goes low the RS FF enables the RAM RAM* would be a signal from an I/O port 9/20/6 Lecture 3 - Instruction Set - Al

Processing an Vectored Interrupt Complete instruction currently executing Stack PC Continue according to protocol 9/20/6 Lecture 3 - Instruction Set - Al

Lecture 3 - Instruction Set - Al IACK cycle During IACK device provides vector number The exception handler starts execution 9/20/6 Lecture 3 - Instruction Set - Al

Hardware interface of device 68000 family peripheral having IACK input Note that IACK has unique Function Code, FC7, i.e., 111 9/20/6 Lecture 3 - Instruction Set - Al

Autovectored interrupt Older devices and non-family devices unable to respond with appropriate vector number Another pin, VPA*, Valid Peripheral Address is used to signal this. Vector numbers 25-31 are reserved for autovectored interrupts on IRQ1* to IRQ7* Avoids having a lot of glue logic for these older devices 9/20/6 Lecture 3 - Instruction Set - Al

Timing of autovectored interrupts Example IRQ2* asserted Followed by VPA* being asserted Vector 26 used to respond Autovectored are 25 to 31 in vector table 9/20/6 Lecture 3 - Instruction Set - Al

Autovectored Hardware System must have vectored interrupt hw Autovectored needed only if 6800 family peripherals used 9/20/6 Lecture 3 - Instruction Set - Al