Interactive MIPS Datapath Tutorial

Slides:

Advertisements

Similar presentations

Pipeline Summary Try to put everything together for pipelines Before going onto caches. Peer Instruction Lecture Materials for Computer Architecture by.

Advertisements

Pipeline Exceptions & ControlCSCE430/830 Pipelining in MIPS MIPS architecture was designed to be pipelined –Simple instruction format (makes IF, ID easy)

Pirouz Bazargan SabetDecember 2003 RISC vs. CISC concept An implementation of Mips Implementation Concept of pipeline Pipeline’s problems.

Instructor: Yuzhuang Hu Final Exam! The final exam is scheduled on 7 th, August, Friday 7:00 pm – 10:00 pm.

COMP25212 Further Pipeline Issues. Cray 1 COMP25212 Designed in 1976 Cost $8,800,000 8MB Main Memory Max performance 160 MFLOPS Weight 5.5 Tons Power.

CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)

Lecture Objectives: 1)Define pipelining 2)Calculate the speedup achieved by pipelining for a given number of instructions. 3)Define how pipelining improves.

Forwarding and Hazards MemberRole William ElliottTeam Leader Jessica Tyler ShulerWiki Specialist Tyler KimseyLead Engineer Cameron CarrollEngineer Danielle.

ELEN 468 Advanced Logic Design

CMPT 334 Computer Organization

Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania Computer Organization Pipelined Processor Design 1.

Fall 2007 MIPS Datapath (Single Cycle and Multi-Cycle)

Pipeline Exceptions & ControlCSCE430/830 Pipeline: Exceptions & Control CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Yifeng.

CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?

Lec 9: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.

Computer Architecture - A Pipelined Datapath A Pipelined Datapath  Resisters are used to save data between stages. 1/14.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 17 - Pipelined.

Computer Architecture Project Team A Sergio Rico, Ertong Zhang, Vlad Chiriacescu, ZhongYin Zhang.

Memory/Storage Architecture Lab Computer Architecture Pipelining Basics.

Chapter 2 Summary Classification of architectures Features that are relatively independent of instruction sets “Different” Processors –DSP and media processors.

Pipelining Enhancing Performance. Datapath as Designed in Ch. 5 Consider execution of: lw $t1,100($t0) lw $t2,200($t0) lw $t3,300($t0) Datapath segments.

Comp Sci pipelining 1 Ch. 13 Pipelining. Comp Sci pipelining 2 Pipelining.

Chapter 4 The Processor. Chapter 4 — The Processor — 2 Introduction We will examine two MIPS implementations A simplified version A more realistic pipelined.

Sample Code (Simple) Run the following code on a pipelined datapath: add1 2 3 ; reg 3 = reg 1 + reg 2 nand ; reg 6 = reg 4 & reg 5 lw ; reg.

ECE 353 Lab 2 Pipeline Simulator. Aims Further experience in C programming Handling strings Further experience in the use of assertions Reinforce concepts.

5/13/99 Ashish Sabharwal1 Pipelining and Hazards n Hazards occur because –Don’t have enough resources (ALU’s, memory,…) Structural Hazard –Need a value.

2/15/02CSE Data Hazzards Data Hazards in the Pipelined Implementation.

1  1998 Morgan Kaufmann Publishers Chapter Six. 2  1998 Morgan Kaufmann Publishers Pipelining Improve perfomance by increasing instruction throughput.

Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.

Introduction to Computer Organization Pipelining.

Lecture 9. MIPS Processor Design – Pipelined Processor Design #1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.

Simulator Outline of MIPS Simulator project  Write a simulator for the MIPS five-stage pipeline that does the following: Implements a subset of.

EECS 370 Discussion smbc-comics.com.

MIPS Microarchitecture Single-Cycle Processor Control

Interactive MIPS Datapath Tutorial

Interactive MIPS Datapath Tutorial

CS2100 Computer Organization

Pipelining Chapter 6.

CSCI206 - Computer Organization & Programming

Performance of Single-cycle Design

ELEN 468 Advanced Logic Design

Basic Pipeline Datapath

Single Clock Datapath With Control

Pipeline Implementation (4.6)

ECE 353 Lab 3 Pipeline Simulator

CDA 3101 Spring 2016 Introduction to Computer Organization

CS 5513 Computer Architecture Pipelining Examples

Computer Architecture Lecture 3 – Part 1 11th May, 2006

Pipelining Chapter 6.

Computer Organization CS224

Computer Architecture

CSCI206 - Computer Organization & Programming

Computer Architecture

Systems Architecture II

CSCI206 - Computer Organization & Programming

Morgan Kaufmann Publishers The Processor

MIPS Microarchitecture Multicycle Processor

COMP541 Datapaths I Montek Singh Mar 18, 2010.

Pipelining: Basic Concepts

CS 286 Computer Architecture & Organization

Reducing pipeline hazards – three techniques

Introduction to Computer Organization and Architecture

Guest Lecturer: Justin Hsia

CS 3853 Computer Architecture Pipelining Examples

Problem ??: (?? marks) Consider executing the following code on the MIPS pipelined datapath: add $t5, $t6, $t8 add $t9, $t5, $t4 lw $t3, 100($t9) sub $t2,

Need to stall for one cycle.

Presentation transcript:

Interactive MIPS Datapath Tutorial Stephanie Holeman John Even Jeff Larson Scott Service Advisor/Client: Dr Prasant Mohapatra

Overview Background Project Objectives Technical Approach Achievements and Lessons Learned Future Work Questions

Computer Architecture Background Computer Architecture Memory I/O Devices Processor Datapath Control

Background continued About MIPS processor uses architecture Sony Playstation Nintendo 64 architecture RISC based Pipelined All trademarks and copyrights are property of their respective owners.

Background continued 5 Stage Pipeline Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), Write Back (WB)

Project Objectives Make learning less difficult Create interactive learning tool Make tool web accessible

Technical Approach Programming solutions considered Hardware Description Language (HDL) Microsoft® PowerPoint® C++ Java™ Instructions to implement Control features to implement

Our Solution Accessibility Instruction selection Control features Java (JDK 1.17b) Netscape Navigator® and Internet Explorer® Instruction selection add, addi, and, or, lw, sw, beq, slt, nop Control features no hazard detection no data forwarding

Summary of Achievements Developed pseudocode Learned/Learning Java Increased team work skills Learned about conducting effective group meetings

Future Work Ours Others Finish implementation Test and debug Document application Others Implement additional instructions Add hazard detection/data forwarding Gather feedback from users

Thank you for your attention ??