LBNL PIXEL IPHC 2009_06_LG1 Flex Cable Development The development of the flex cable for sensor readout and control is envisioned as a 4 stage process.

Slides:



Advertisements
Similar presentations
LCFI Collaboration Status Report LCWS 2004 Paris Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, RAL.
Advertisements

L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.
Background and Capabilities Presentation : Elreha GmbH was established in Hockenheim, Germany, designing and manufacturing temperature controls.
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
Detector module development for the CBM Silicon Tracking System Anton Lymanets for the CBM collaboration Universität Tübingen, Kiev Institute for Nuclear.
Module design for B-layer replacement V.1. Bare Module dimensions mm Active area mm mm Footprint mm stack 200um chip 20um bumps.
9. Two Functions of Two Random Variables
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
1 Module and stave interconnect Rev. sept. 29/08.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
LBNL Michal Szelezniak, Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.
PXL Electronics Status update for HFT TC meeting on May 11, 2010 at LBNL 1HFT TC 05/11/ LG.
Research and Development for the HFT at STAR Leo Greiner BNL DAC 03/15/2006.
L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results At IPHC MS, XS, LG.
Analog Cable Status Basic design fixed --- the latest cable has good quality. (report by Frank) Capacitance for single cable ~0.35pF/cm --- both new and.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Leo Greiner schedule Evolution of Tasks and Schedule.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL System Hardware Architecture.
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
EP/ED group meeting1 ALICE PIXELS DETECTOR.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL Detector Sensor and RDO Review Introduction.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Grounding Studies Metal box sensor SVX4/hybrid Analog cable GND(20W)
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
Low Mass Rui de Oliveira (CERN) July
L. Greiner 1St. Odile CMOS Workshop – September 6-9, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun,
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Possible types of module Si/W CALORIMETER CONCEPT Si/W CALORIMETER CONCEPT G.Bashindzhagyan Moscow State University June 2002 Internal structure (not in.
MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results (part 2) At IPHC MS, XS, LG.
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
IPHC-LBL-BNL video conference 19 Jan 2007 HFT development MimoStar2 based telescope.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
LBNL Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Mauro Citterio, Fabrizio Sabatini
Leo Greiner, Eric Anderssen, Howard Matis,
Hybrid Pixel R&D and Interconnect Technologies
Outer Endcap External Bus tape
Twinax A Twinax is a dual coaxial cable with a common shield (“Extension” of TWP). 3 custom prototypes were produced for R&D purposes. Currently Cu wire.
Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.
Presentation transcript:

LBNL PIXEL IPHC 2009_06_LG1 Flex Cable Development The development of the flex cable for sensor readout and control is envisioned as a 4 stage process that involves the construction of 3 PCB test boards. Since the goal is to have 10 functioning sensors on a ladder for all tests => Probe testing is required for the RDO cable development. Stage 1 - Infrastructure development and testing stage. Test PCB is FR-4 with Cu traces and contains structures that allow for the testing of various sensor infrastructure configurations. This stage is designed to evaluate. LVDS clock multi-drop. JTAG daisy chain. Sensor and system bypass capacitor requirements. Power and ground routing and stiffness. Noise and cross-talk. General operation.

LBNL PIXEL IPHC 2009_06_LG2 Flex Cable Development (cont.) Stage 2 – Production prototype in FR-4 with Cu traces. Stage 3 – Production prototype in kapton with Cu traces. Stage 4 – Production cable in kapton with Al traces. Use what we learn in stage 1 to develop: Making some assumptions about the testing results, We can generate a strawman final cable design with enough detail in the characteristics to evaluate the probable radiation length for Al and Cu conductor versions. Assumptions: 1. Limit the conductor used for power and ground to what is required to give < 50 mV resistive drop for the full power path in the low mass region. 2. The signal list is as we have already defined and multi-drop of LVDS clock and daisy chaining of JTAG works. 3. That what we have learned from the infrastructure testing and later stages does not invalidate any other design choices made here.

3 Flex Cable Development (cont.) Signal# of tracestype Width (0.005 t&s) Sensor output10 x 4 x 2 = 80LVDS (20.32 mm) CLK2LVDS (0.51 mm) CLK_RETURN2LVDS (0.51 mm) Marker1CMOS (0.25 mm) START1CMOS (0.25 mm) SPEAK1CMOS (0.25 mm) JTAG + RSTB5CMOS (1.27 mm) TEMP2analog (0.51 mm) Total (23.88 mm) Number of traces and required width to route (without vias) With 17.5 um Cu trace equivalent thickness. Using industry standard (125um) traces and spaces. Signal 3 LBNL PIXEL IPHC 2009_06_LG

4 Flex Cable Development (cont.) Power traceWidth at thickest part Analog power (5.588 mm) Digital power (2.489 mm) Ground (8.077 mm) Total ( mm) Power Number of traces and required width to route (without vias) With 17.5 um Cu trace equivalent thickness. W = mm 4 LBNL PIXEL IPHC 2009_06_LG

5 Flex Cable Development (cont.) Recall the basic cable geomety We can optimize the conductor layer thickness and the trace size in the low mass region attempting to fit all required conductor into a 2 sided cable, we arrive at the following strawman design. Using standard flex PCB fabrication for the PCB we can use 5 mil spacing and 5 mil traces. We are attempting to fit the routing onto two sides of a mm wide cable or mm. The absolute minimum space required would be ~ = 1.59 (40.4 mm). Designing a layout that fits into the required width for t&s will be very challenging if it is even possible.

Flex Cable Development (cont.) Side view (exaggerated vertical scale) Top View Hybrid Copper / Aluminum conductor flex cable 2 layer Al conductor cable in low mass region (100 um) traces and (100 um) spaces 70% fill factor Conductor thickness in low mass region is 21 um (Cu) or 32 um (Al) Minimum required conductor trace width (33.65 mm) of mm available. Bond wire connection between Al and Cu cable sections. Low mass region calculated X 0 for Cu conductor = % Low mass region calculated X 0 for Al conductor = % 6LBNL PIXEL IPHC 2009_06_LG

7 Flex Cable Development (cont.) Compared to the standard 4 layer Al conductor cable construction; Advantages One 2-layer Al conductor cable – less reliance on Al conductor flex PCB fabrication process and less complex Al structure. Lower radiation length than previous (not as well justified) estimate. More layers and thus more complex structures in the driver region are possible (this may be needed). Disadvantages Wire bonding (or other high density connection technique) required for inter cable connection. Cable will not be the same thickness everywhere – may complicate fixturing. Non homogeneous CTE in cable. 7 LBNL PIXEL IPHC 2009_06_LG