MuTr Shielding & Grounding Preliminary 10/6/99 (G. Hart) Additions 1/4/01 (REM)

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

Feichter_DPG-SYKL03_Bild-01. Feichter_DPG-SYKL03_Bild-02.
© 2008 Pearson Addison Wesley. All rights reserved Chapter Seven Costs.
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2003 Chapter 3 Data Transmission.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2003 Chapter 11 Ethernet Evolution: Fast and Gigabit Ethernet.
Chapter 1 The Study of Body Function Image PowerPoint
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 6 Author: Julia Richards and R. Scott Hawley.
Author: Julia Richards and R. Scott Hawley
1 Copyright © 2013 Elsevier Inc. All rights reserved. Appendix 01.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 CPUs.
Properties Use, share, or modify this drill on mathematic properties. There is too much material for a single class, so you’ll have to select for your.
UNITED NATIONS Shipment Details Report – January 2006.
1 RA I Sub-Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Casablanca, Morocco, 20 – 22 December 2005 Status of observing programmes in RA I.
27  9 =.
MULTIPLICATION EQUATIONS 1. SOLVE FOR X 3. WHAT EVER YOU DO TO ONE SIDE YOU HAVE TO DO TO THE OTHER 2. DIVIDE BY THE NUMBER IN FRONT OF THE VARIABLE.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Year 6 mental test 5 second questions
ORDER OF OPERATIONS Parentheses 2. Exponents 3. Multiplication or division (in order from left to right) 4. Addition or subtraction (in order.
REVIEW: Arthropod ID. 1. Name the subphylum. 2. Name the subphylum. 3. Name the order.
PP Test Review Sections 6-1 to 6-6
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
1 Audio Video Production Cables and Connectors Copyright © Texas Education Agency, All rights reserved. Images and other multimedia content used.
1 Audio Video Production Cables and Connectors Copyright © Texas Education Agency, All rights reserved. Images and other multimedia content used.
4.6 Perform Operations with Complex Numbers
IP Multicast Information management 2 Groep T Leuven – Information department 2/14 Agenda •Why IP Multicast ? •Multicast fundamentals •Intradomain.
Copyright © 2012, Elsevier Inc. All rights Reserved. 1 Chapter 7 Modeling Structure with Blocks.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Squares and Square Root WALK. Solve each problem REVIEW:
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
© 2012 National Heart Foundation of Australia. Slide 2.
Do Now 10/15/09  Take out HW from last night. Text page 99, #8 – 32 evens Text page 99, #8 – 32 evens  Copy HW in your planner. Text page 105, #24-34.
25 seconds left…...
Analyzing Genes and Genomes
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Essential Cell Biology
Intracellular Compartments and Transport
PSSA Preparation.
Essential Cell Biology
Number Factors and Multiples Saturday, 09 September 2006 ©RSH.
Energy Generation in Mitochondria and Chlorplasts
Two Special Right Triangles

Assembling a Functional Multi-Wire Proportional Counter - Page 1 Work in pairs. One person will take the chamber apart, and the other will reassemble it.
E0’ setup at CERN, , lab 187-R-D06, via bat 70, tel Is there a sock over the umbilical - if so how connected to chassis. and how far does.
Muon Tracking FEE R.E. Mischke Los Alamos 10 September, 1999 presentation to the PHENIX Muon Arm Technical Advisory Committee.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
FVTX Power and cabling – a work-in-progress Task 1.0 – Pre-populate the Racks (Boose/Lenz/Jimmy) Low Voltage Racks2 (on order) Bias Voltage Rack1 (shared.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
M. Brooks April ‘00 Core Week Muon Tracking Status Mechanics Chamber Building Magnet Mods Installation Plans Schedule FEE Preparations for octant test.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
MuTRG Channel map summary June 30, 2008 Tsutomu Mibe KEK 1.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Assembly order PCB design
Overview of T1 detector T1 is composed by 2 arms
Seyoung Han / Ewha Woman’s Univeristy
RPC FEE The discriminator boards TDC boards Cost schedule.
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

MuTr Shielding & Grounding Preliminary 10/6/99 (G. Hart) Additions 1/4/01 (REM)

1. Title2. Table of Contents 3. Table of Contents (cont)4. System Diagram 5. Chassis6. Digital section 7. Calibration8. Glink/Clink 9. Definitions 10. Signal Paths11. LeCroy HV ground 12. HV Dist. Card Schematic13. HV Dist. Card Assembly 14. HV Dist. Box Assy15. HV Cable plug assy 16. HV Cable assy17. LVHP Schematic 18. LV Dist. Schematic19. FEE Power Schematic 20. Cable, LVHP - LVD21. Cable, LVD - FEE 22. Cable, FEE Pigtail23. FEE Card Layers 24. Cable, FEE Signals25. Belden 12 AWG Cable 26. Cathode PCB Schematic27. Anode PCB Schematic 28. Cathode PCB Comp Side29. Cathode PCB Pad side Table of Contents

30. Anode PCB Comp Side31. Anode PCB, Pad side 32. St. 2 Cathode End View33. FG Jumper assy 34. St. 2 Cathode Side View35. St. 2 Anode Side View 36. Cathode Card Side View37. ARCnet receiver 38. MAX Table of Contents (cont)

System Diagram

Mings version of the world

Calibration overview

Calibration detail

Chassis

LV + LV - AMUADC FPGA ARCnet +5 V 0 V Digital section from preamp DCM GTM

Glink/CLink

Distributed grounds for octant (Stn 2) ARCnet HV calib G/C chassis LV

Distributed grounds for Station 2 chamber/CRA G/C calib ARCnet HV … 8 times LV

Definitions: Frame Ground - refers to the chamber metal frames, cable shields, external ground planes of printed wiring boards (PCBs), crates and racks. Possible points (to be investigated) where this may be connected to BNL earth ground are the magnet frame, the Low Voltage High Power (LVHP) crate, and the racks containing the LV & HV power supplies, and the LeCroy high voltage power supply. SIGR-HV - derived from the chamber card SIGnal Return - High Voltage, this is the ground side of the chamber signals, and low and high voltage power. definitions

Block diagram / Schematic of signal paths

LeCroy HVPS Ground Schematic

(This is an insulated box located on the chamber support structure) High Voltage Distribution Box Schematic

HV Distribution Card

HV Distribution Box

HV Plug box

HV Coax Assy

LV High Power VME Supply (BNL-Steve Boose)

Low Voltage Distribution System Schematic

FEE Power Schematic

Cable; LVHP Supply to LV Distribution Box

Cable; LV Distribution Card to FEE Crate Pigtail

Cable, Pigtail from FEE Crate backplane

FEE Printed Wiring Cards layer structure Backplane Layers Control Card Layers Cathode Readout Card (CROC) Layers

Signal Cable: Chamber PCB to FEE BackplaneSignal Cable: Chamber PCB to FEE Backplane Schematic & Assy Drawing of Signal Cable Signal Cable: Chamber PCB to FEE Backplane

Power Cable, Shielded 12 AWG Pair

Cathode Chamber Card, Schematic

Anode Chamber Card, Schematic

Cathode Chamber Card (Typical), component side

Note square pads to lower left of connectors, these are for the connections to the frame. Cathode Chamber Card (Typical), cathode pad side

Ne square pads to lower left of connectors, these are for the connections to the frame. Anode Chamber Card (Typical), component side

Note square pads below connectors, these are for the connections to the frame. Anode Chamber Card (Typical), anode pad side

Station 2 Cathode planes, end view

Jumper, Frame to chamber cards

Side view of Chamber, Anode cards

Side view of Chamber, Cathode cards

ARCnet receiver

max1480