RPC Electronics Overall system diagram Current status At detector

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

MuTr Shielding & Grounding Preliminary 10/6/99 (G. Hart) Additions 1/4/01 (REM)
LST Mechanical Design Review Utility Routing, Cableways & Crate Locations Peter Kim October 21, 2003.
B.Satyanarayana, TIFR, Mumbai INO Collaboration. B.Satyanarayana BARC-TIFR INO meeting, TIFR, Mumbai November 9,
FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.
1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
Electronics for the INO ICAL detector B.Satyanarayana Tata Institute of Fundamental Research For INO collaboration.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Sept 25, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
R. Ball September 27 th  Criteria Re-use existing readout systems where possible High density Build inexpensive adapters to existing systems Save.
FVTX Power and cabling – a work-in-progress Task 1.0 – Pre-populate the Racks (Boose/Lenz/Jimmy) Low Voltage Racks2 (on order) Bias Voltage Rack1 (shared.
RPC Trigger ESR Warsaw 08 July 2003 F. Loddo I.N.F.N. Bari Status report on RPC FEB production Status report on RPC Distribution Board Interfaces RPC-LB.
ZTF Interconnecting Scheme Stephen Kaye
TF Joint Voltage Drop Instrumentation Robert Marsala (609) Hans Schneider (609) Engineering Operations August 7, 2003 TF_JOINT_Final_Design_Review.ppt.
Off Detector Electronics System [LNF-INFN] 1 Off Detector Electronics System Fan Unit ODEODE 1 ODEODE 2 ODEODE 3 ODEODE 4 ODEODE 5 ODEODE 6 ODEODE 7 ODEODE.
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range: 14 bit range, 10 bit accuracy ● Summing signals from 6 detectors.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
CaRIBOu Hardware Design and Status
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
1 The PHENIX Muon Identifier Front End Electronics Andrew Glenn (University of Tennessee), for the PHENIX collaboration Andrew Glenn 5/1/01 April APS Meeting.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
TPC electronics Status, Plans, Needs Marcus Larwill April
Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Calorimeter Digitizer Electronics Cheng-Yi Chi Columbia University Nov 9-10, 2015sPHENIX Cost and Schedule Review1.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
LHCb Outer Tracker Electronics 40MHz Upgrade
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
PID meeting SNATS to SCATS New front end design
Production Firmware - status Components TOTFED - status
Front-end electronic system for large area photomultipliers readout
RPC Front End Electronics
NA61 - Single Computer DAQ !
RPC Front End Electronics
RPC FEE The discriminator boards TDC boards Cost schedule.
RPC Electronics Overall system diagram Current status At detector
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
Digitally subtracted pulse between
TOF & BB FEE Safety Review
PHENIX forward trigger review
Cheng-Yi Chi Nevis Lab Physics Dept Columbia University
Presentation transcript:

RPC Electronics Overall system diagram Current status At detector Inside racks Current status Discriminator board TDC board Remaining task

Output Output To To L1 DCM On chamber Disc. 32 channel 20X4rows TDC Disc. 16 channels cable input Altera Cyclone II FPGA 32 channel 16 channels cable input Serial download 20X4rows connectors 32 bits L1 trigger (Timing bin = 106ns/64) Data Disc. 16 channels cable input Altera Cyclone II FPGA 32 channel 16 channels cable input Serial download RPC(HBD) crate/BUS structure 6Ux160 mm VME size T D C T D C Output To L1 Output To DCM Clock fanout Clock Master 8/6 TDCs Control Slow GTM L1 primitives DCM L1

RPC Discriminator board CMS RPC discriminator chip Temporary programming jig power LVDS discriminator output Signal flow RPC TDC board L1 data DCM data Cable adapter board

Signal Cable RPC TDC 64 ch RPC disc 32 ch Half octant Module edge 3M (Gray) 3432-5302 RPC TDC 64 ch RPC disc 32 ch 3M (Gray) 3417-6640 Adapter Board 16 short RG174 cables 2-3 m cable ? 8 meters cable ? 3M N3432-L302RB 3M 6834-4500PL Or 8534-4500pl 3M 4640-7300 3M (gray) 3431-5302 2-3 m cable? 8 meter cable ? Adapter Board 3M (Black) D89140-???? 3M (Black) 3432-5302RB Signal Cable : 40 conductors twist flat ribbon cable 3M 1700/40 Twisted Pair, Flat Cable, .050" 28 AWG Stranded Fire rating VW-1

RPC discriminator power Molex 43650-0412 4 circuits 94-V0 Molex 43645-0400 UL94 V0 Molex 43030-0008 20-24 gauge wire Max. current 5A. fuse Discriminator RPC board internally has +5 Analog, +5 Digital, +3V Digital through low drop regulators Power connector need +6V analog, +6V digital The board draws 0.42A total current (analog+digital) The current thinking is we will combine analog and digital power at the patch panel connector at RPC half octant edge.

Half octant Module edge Power Connector LV supplies wires Chamber end Inside the chamber module Half octant Module edge Power Connector ~1.5cm Panel Thickness: 1.60mm (.063") max. Molex 39012105 Molex 0015060106 4.20mm (.165") Pitch Mini-Fit Jr.™ Receptacle 5557 series Dual Row 4.20mm (.165") Pitch Mini-Fit BMI™ Plug 42475 series Dual Row With Panel Mount Ears 0015-06-0146 14(16) position (94V-0) 39012145 – 14(16) position (94V-0) Molex 46083-3212 16 gauge wires, 9A max 100 cycles mating 12(16) connectors for RPC3 Molex 46134-3212 16 gauge wires, 9A max 100 cycles mating

FEM crate VME 6U mechanical form factor All modules has fuse ERNI 114402 2mm HM standard 9(8)A at 200c per contact 94V-0 VME 6U mechanical form factor All modules has fuse TDC  0.6A when power up ~1A at full speed 4V (3.3V and 1.2 internally) Clock fanout module ~.8A Xmit module ~.4A after power up, <1A a full speed L1 trigger output module design in progress Clock Master 0.9V at 5.5V (one per rack) 1.1A at 4V

High Voltage Power supply We use CAEN SY1527LC crate supply 8 U size RPC1N and 1S probably can just share one power supply how about station 2, 3 Do we need a patch (fanout) panel

DC power distribution After half octant module, all discriminator board power(2 wires per module) should be wire to rack. 16*6 RPC discriminator for station 3 DC power fanout at din rail mounted fuse block at the FEM rack (~1A fuse) Do not share power supply between station. Use Low noise converter pack (QPAC) For the FEM crate power do not share power between crates.

HBD crate power connection (back view) with Bus Bar Analog GND -3.5V +4V -3.5V Clock fanout cable Meritec 980319-024(-048) UL 94V-0 Bus Bar 5V(4V) Digital GND

Channel count etc… (one side) Station 1a+b 2 3 total Channel 3072 3848 2872 9792 Channel per FEM (TDC) 64 65 FEM (TDC) 48 190 Disc Board 96 128 380 L1 trigger Fibers 8 16 32 FEM/ fibers 6 4 Support board/crate FEM/crate 12 Crates The crate size is like 6U VME crate. I would like to limit the length discriminator cable to 10 meters. (to be tested about jitters) The RPC2, 3, we will need to find the crate space near the detector. Crate need to be recess in the rack. Cable routing space needed in front of the crate.

What half octant station 2,3 need 6 discriminator boards, 3 TDC modules for station 3 half octant, 8 discriminator boards, 4 TDC modules for station 2 half octant. Don’t know we should have one crate or 2 crates for the coming run. Timing issues Some thing we need to thinks about… We only need one DCM board with maximum 2 FE3 daughter card. One more granule, we also need one GTM. We also need 2 RPC L1 trigger board The slow control will done with Ethernet (packet transfer). Backup solution will be slow serial download cable I assume this will become UC/Nevis responsibility

Electronics status We have received prototype discriminator board a while ago, one assembled. The two assembled TDC modules was received about one week ago. We have received 100 cable adapter board last Friday. We assembled one example.

Electronics test done so far Check out discriminator serial download strings set discriminator threshold DAC Fire test pulse and see the output LVDS signal Couple directly into the input amplify TDC module Verify serial download read data back in offline mode Through the clock master module Fire TDC module internal test pulse, compare TDC value vs. test pulse steps More detail test works need to be done to characterize the system.

internal test pulse vs. TDC value TDC module internal test pulse vs. TDC value dead region TDC TDC Channel 17 Channel 18 One beam crossing Internal test pulse step Internal test pulse step TDC internal test pulse is generated with both edge of the 320MHz clock (i.e. 64 steps, ~1.6ns per step)

Clockmaster software Clock master module interface use Motorola Coldfire 5282 evaluation board (ethernet) slowdown load Interface to the GTM to distribute clocks, L1 trigger and test pulse Alex has able to build uCLinux for the 5282 evaluation board we will be working together to build the software to control the FEE system.

What happen next More testing Built L1 trigger board  4 months? Problem There is only one test stand, like to build more Production issue on the backplane, crate, clock master module, xmit, clock fanout etc This will become problem to has test stand in BNL and Boulder When will the production start