ZTF Cabling for Archon Controller Stephen Kaye 2014-03-06.

Slides:



Advertisements
Similar presentations
Números.
Advertisements

How to create a climate graph?. Step One: Draw on three axis.
System of linear Equation
Zhongxing Telecom Pakistan (Pvt.) Ltd
EuroCondens SGB E.
Sequential Logic Design
/4/2010 Box and Whisker Plots Objective: Learn how to read and draw box and whisker plots Starter: Order these numbers.
Solar-B EIS Preliminary Design Review 6-7 July 2000 CCD Camera Design Chris McFee Mullard Space Science Laboratory.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
From : Michel MATHIEU to : Luis HERVAS CABLING sub-D 37 M for trigger cables 1- strip the cable cutting off the external gaine on a length of about 7cm.
The 5S numbers game..
1 Combination Symbols A supplement to Greenleafs QR Text Compiled by Samuel Marateck ©2009.
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
This module: Telling the time
The basics for simulations
1January 18, 2006irk Rich Katz, Grunt Engineer NASA Office of Logic Design Some SEE Testing Considerations for the RTAX-S Series Devices.
Factoring Quadratics — ax² + bx + c Topic
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
B.Satyanarayana, TIFR, Mumbai INO Collaboration. B.Satyanarayana BARC-TIFR INO meeting, TIFR, Mumbai November 9,
FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.
Leaky Feeder Cable A distributed antenna solution for WiFi
The modules should be inserted into the sockets beginning with the socket next to the system board edge. NOTE.
1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.
Melting Probe IWF-EXP/ÖAW GRAZ Size: 40 x 40 x 195 mm Mass w/o electronics Calculated: 450g Measured: 350g, 3m tether Main Components Cable.
Surface Area of Irregular Shapes Volume of Irregular Shapes
Progressive Aerobic Cardiovascular Endurance Run
LN-251 SimINERTIAL Performance
Weisburd, Lawton, Ready, Rudes, Cave, and Nelson Presented by Breanne Cave 1.
Static Equilibrium; Elasticity and Fracture
Clock will move after 1 minute
Nokia 30 technical specification
Select a time to count down from the clock above
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
Schutzvermerk nach DIN 34 beachten 05/04/15 Seite 1 Training EPAM and CANopen Basic Solution: Password * * Level 1 Level 2 * Level 3 Password2 IP-Adr.
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
ZTF Team Meeting Cosmetics are good: typically 1 bad column/CCD Height profile is excellent: P-V = 17 µm +- 4 µm Noise very consistent 
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
Chapter 7Assembling Your Own Computer System  7.1Assembling the Hardware 7.1Assembling the Hardware 7.1Assembling the Hardware  7.2Installing the Operating.
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
ZTF Interconnecting Scheme Stephen Kaye
V-Series Panel Hardware, Installation & maintenance.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Single Board Controller Comments Roger Smith Caltech
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Computer Hardware Maintenance & Repairs Computer Hardware Maintenance & Repairs Suleiman Mohammed (mncs,mcpn) Instructor Institute of Computing & ICT,
ZTF Interconnecting Scheme Stephen Kaye
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
Single Board Controller Comments Roger Smith Caltech
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
ZTF Grounding or Yes, there are two paths you can go by
Hardware, Installation & maintenance
HPS Motherboard Electronic Design
ZTF CCD and Controller Performance
SCT/Pixel Draft Rack Layout rcj
Fiber Based Synchronous Timing System
Differential Signal Path for 64 ch ZTF Mosaic
Presentation transcript:

ZTF Cabling for Archon Controller Stephen Kaye

Cable Routing Changes Previous Cable Routing 8 Glenair 100 pin cables – Clock and Bias for 2 science CCDs 4 Samtec 98 pin twinax cables – Video signals for 4 science CCDs and 1 guider/focus CCD 4 Glenair 37 pin cables – Clock and Bias for 1 guider/focus CCD 2 Glenair 31 pin cables – Temperature, heater, and aux. signals New Cable Routing 4 Glenair 100 pin cables – Clock and Bias for 4 science CCDs 4 Samtec 98 pin twinax cables – Video signals for 4 science CCDs 2 Glenair 37 pin cables – Clock and Bias for 2 guider/focus CCD 2 Glenair 31 pin cables – Temperature, heater, and aux. signals 2 Samtec 26 pin twinax cables – Video signals for 2 G/F CCDs

Glenair 7580 – 100 pin TH, 4 CCDs Clock and Bias Signals Preamp Power 55.12mm x 11.94mm max ERF8-049 – 26 pairs SM, 4 CCDs 16 Video Signal Pairs, 8 Black Level Clamp Pairs, 64.87mm x 7.42mm Glenair 7580 – 37 pin TH, 2 CCD Guider/Focus Clock and Bias 37.72mm x 7.87mm Linear dimension of four 100 pins and one 37 pin connector is mm with no spacing STA Connector Configuration March 5, 2014 Can we remove these unused overhangs? Glenair 7580 – 31 pin TH Auxiliary Signals Temperature and Heater ERF8-013 – 8 pairs SM, 2 CCDs 4 Video Signal Pairs, 4 Black Level Clamp Pairs, 64.87mm x 7.42mm

New Connector Configuration The edges with the guider/focus connectors need to be the edges where the guider/focus CCDs are located – Do we have orientation correct? VIB routing done by quarters with video signals orthogonal to clock/bias signals – Which way are streets running? Two G/F CCDs must have the same timing – all four are no longer independent – Maintains same chassis configuration for all boxes

Slot layout Science Controller Clock and Bias GMR pins Video ERF8-049 Three blue connectors are the clock driver module board connectors (ERF8-013) Four grey connectors are the ADC module board connectors (ERF8- 013) One orange connector is HV Bias module board connector (ERF8-030) Purple connector is the LVDS custom board connector. Connector TBD. STA Personality Board STA Connectors ZTF Connectors

Slot layout Guider/Focus Controller Clock and Bias x2 GMR pins Same boards as the science controller to keep controllers interchangeable Each connector controls two CCDs A pair (GMR7580 and ERF8-013) travels the left spider The other pair travels the right spider Recall personality card is removable from chassis. A single chassis can be exchanged between science CCDs and g/f CCDs STA Personality Board STA Connectors ZTF Connectors Video x2 ERF8-013

Custom LVDS Card Definition Sends LVDS signals – 16 pairs of LVDS Sends amplifier power – At least 4 pins of 75 mA each – At least 4 pins of 75 mA each Sends back bias voltage – At least 2 pins of ? mA each – Adjustable by +/- 20% (?) Sends LVDS receiver power – At least 4 pins of 20 mA each

Notes For each controller, we are utilizing a little over 2/3rds of the slots The guider/focus CCDs are paired