Professional Video Broadcast

Slides:



Advertisements
Similar presentations
1 3D TV/Monitor Testing Solution with VG-870A/B Proposals (Rev.2.1) April 13 th, 2009 Note : For the purpose of introduction by ASTRO or distributor only,
Advertisements

Global Video Transport Transport Solutions EVP. Optical transport over dark fiber Time Division Multiplexing Coarse and Dense Wave Division Multiplexing.
The World Leader in High Performance Signal Processing Solutions Analog Video Transmission over Unshielded Twisted Pair (UTP) March 2011.
HARDWARE Rashedul Hasan..
EET260 Introduction to digital communication
EV3Genie. from EV3Genie from PRODUCTION MONITORING SOLUTION PRODUCTION MONITORING SOLUTION.
OTM 1000.
Chapter 8-Video.
Chapter 8-Video.
Multimedia Components (Develop & Delivery System)
Agenda Super-Cells Multi-Cells
Orion Telecom Networks Inc Slide 1 E2, 2Mbps x 4 Opti Multiplexer Integrated E2, OLTE and Multiplexer Updated : January, , Avenue of Fountains,
Copyright : Valiant Communications Limited Slide 1 E2, 2Mbps x 4 Opti Multiplexer Integrated E2, OLTE and Multiplexer V aliant C ommunications L.
6 Reasons to Choose Professional Megapixel -- VIVOTEK IP7161.
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
USB FEATURES Presented by: Sinivas Dutta BCM SS09.
Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
1 CCTV SYSTEMS RESOLUTIONS USED IN CCTV. 2 CCTV SYSTEMS CCTV resolution is measured in vertical and horizontal pixel dimensions and typically limited.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
1 Metadata for Formatting with Multiple Aspect Ratios Graham Jones National Association of Broadcasters Chair – SMPTE S22 Image Formatting AHG HPA Technology.
CONVERTOR GF-HSATOHSA Analog Signal Convertor Goldfinch’s Analog to Analog signal convertor, converts any analog signals to CVBS/YPbPr/VGA signals. Supports.
Digital Video An Introduction to the Digital Signal File Formats Acquisition IEEE 1394.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Camera Link Communication Interface for Vision Applications J. Egri 6/7/05.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
4.0 rtos implementation part II
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Telefunken LVDS/M-LVDS as an alternative to RS-485/422.
Standards Subgroup Of the Digital Television Working Group Standards Subgroup Of the Digital Television Working Group UPDATE Presenter John Knox, Manager.
 VIDEO CAPTURE USING FIREWIRE  VIDEO CAPTURE USING A VIDEO CARD  CAPTURING VIDEO CONNECTING EQUIPMENT AND CAPTURING DIGITAL VIDEO.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
Page 1 © Kordz Pty Ltd 2011 Introducing HDBaseT. Page 2 © Kordz Pty Ltd 2011 Overview  About HDBaseT Alliance  HDBaseT History  Types of HDBaseT Devices.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
Field Programmable Gate Arrays FPGA’s Moving from Fixed Mode Architectures to Mode Configurable Architectures for HDTV and Digital Cinema applications.
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
Stakeholders Forum on Quality of Service and Consumer Experience Nairobi Kenya QoE/QoS for Broadcasting Services 23 – 25 th November 2015.
HD Board Spec HDS Series HDS ch SDI Board Key Features 4 channel high definition input using HD-CCTV Technology Full 120 frames per second compression.
Planar® DirectLight™ LED Video Wall System
LMH Gbps HD/SD SDI Reclocker with Integrated Cable Driver 1 Date Created:08/28/2015.
Unit 65, Technical stage operations. Video By Sorrel Ferrario-Hay.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Video System Dr inż. Zdzisław Pólkowski Badea George-Cosmin.
PRODUCT SPECIFICATION EL –HSVD1202 TX / RX LINK DIGITAL HD – SDI + V + D LINK ( MEGA PIXEL ) HD-SDI FCC PART NUMBER DESCRIPTION OPTICAL PWR BUDGET MAX.
This information is confidential and is not to be provided to any third party without Vicon Industries Inc.’s prior written consent. 1 Plug and Play NVR.
Electronic Devices and Circuit Theory
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Leading the Security Industry Since 1967
Presented by– The HDMI Working Group Hitachi, Panasonic, Philips, Silicon Image, Sony, Thomson, Toshiba.
Chapter 13 Linear-Digital ICs
DIGITAL HD – SDI + Audio + Data LINK ( MEGA PIXEL )
DIGITAL HD – SDI + A + D+ R (Mux) LINK ( MEGA PIXEL )
Presented by– The HDMI Working Group Hitachi, Panasonic, Philips, Silicon Image, Sony, Thomson, Toshiba.
Infineon XDPL8220 LED driver IC
AMCOM Digital Archive Design Review - Week 3.
Upcoming events at Jigsaw24
Interfacing Data Converters with FPGAs
CH-6 CABLE TV.
VIDEO OVERVIEW.
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

Professional Video Broadcast

One Stop Shop for Professional & Broadcast Video Hero Products Future Product LMH0394 3G-SDI Low Power Equalizer LMH0376 3G-SDI Low Power Reclocker LMH0387 3G-SDI Config I/O LMH1983 A/V Clock Generator

What is SDI? Professional video application for uncompressed video production and delivery Studio TV station

SDI and SMPTE SDI is an interface for uncompressed digital video transmission over coaxial cable SMPTE is a professional association which establishes standards, practices and guideline for motion picture and TV industry Video quality Standard Data rate Aspect ratio Video resolution Standard Definition (SD) SMPTE259M DVB-ASI 270Mbps 4:3 480i (525i) 576i (625i) High Definition (HD) SMPTE292M 1.485Gbps 1.483Gbps 16:9 720p 1080i 1080p 3G-SDI SMPTE424M 2.97Gbps

SVA’s SDI Family Members SPEED / Family Equalizer EQ Reclocker RC Cable Driver CD Serializer SER Deserializer DES Video Timing VT CONFIG I/O 3G/HD/SD LMH0395 LMH0394 LMH0384 LMH0344 LMH0356 LMH0346 LMH0307 LMH0303 LMH0302 LMH0340 LMH0341 LMH1983 LMH1982 LMH1981 LMH0387 HD LMH0044 LMH0034 LMH0056 LMH0046 LMH0202 LMH0002 LMH0040 LMH0050 LMH0041 LMH0051   SD LMH0024 LMH0074 LMH0036 LMH0026 LMH0001 LMH0070 LMH0071 Target Apps Broadcast video cameras, video capture, conversion, processing, editing and distribution equipment. Digital still & motion (prosumer) cameras

LMH0387 Configurable I/O with Integrated Return Loss Flexible I/O Solution LMH0387 Programmable as Rx or Tx Use a single BNC for either input or output BNC EQ Return loss network Cable Driver Industry’s only bidirectional SDI I/O integrates EQ, Cable Driver and return loss networks Rx Mode (EQ) Tx Mode (Driver) Return Loss Cable Reach 120m @ 3G 200m @ HD 400m @ SD 100Ω LVDS Rx outputs Auto sleep functionality Cable length indicator Fast rise/fall time (70 ps) Adjustable O/P amplitude Excellent waveshape Integrated return loss network 7dB margin to SMPTE specification Plug-and-play solution Faster time to market with fewer board spins 6

Competitive Comparison LMH0387 Specifications LMH0387 Config IO Gennum GS2984 EQ Mindspeed M21324 Bidirectional (EQ & Cable Driver) YES NO Integrated Return Loss Equalized Cable Length (meters) 3G: 120 HD: 200 SD: 400 3G: 140 3G: 100 Green = good Green = bad REMEMBER TO PICK THE BEST PART YOU CAN FIND FROM THE COMPETITOR WHEN COMPLETING THIS FORM! Only list the most important specifications/spec's that matter Benefits of LMH0387 1 IC + 1 BNC (vs. 2 ICs + 2 BNCs + 2 return loss networks) Meet SMPTE return loss spec with margin 7 7

LMH0394 Best-in-Class Adaptive Equalizer Longest Reach 3G: 200 m HD: 220 m SD: 400 m Lowest power 115mW at 2.5V Energy efficient 17mW in absence of signal 3 Gbps Cable Reach 100m 130m 160m 200m 150mW 210mW GS2974B GS2984 M21524 LMH0394 80mW Best combination of power & cable reach Power Consumption Timeline slide

LMH1983 3G/HD/SD Video Clock Generator with Audio Clock Features Generates SMPTE Video (3G/HD/SD) & Audio clocks Leading jitter performance: 40psp-p output jitter Low system BOM: Eliminates 3 external VCXO/PLLs Target Apps Broadcast video cameras, video capture, conversion, processing, editing and distribution equipment. Format converters: Provides simultaneous dual 3G/HD clocks needed by FPGAs for format conversion (3G & 3G/1.001) Audio embed/de-embed: Low jitter synchronous Audio and Video clocks generated Digital still & motion (prosumer) cameras Provides multiple top of frame pulses Top 5 Frequently Asked Questions from Customers: Question & Answer Additional Features: 9 9

LMH1983 Competitive Comparison Specifications LMH1983 Discrete Implementation Gennum GS4911 A/V PLLs Integrated with PLLs GS4911 VCXOs Low cost 27MHz VCXO ($2) Expensive 74MHz, 148MHz VCXOs Not needed Clock Cleaners Expensive clock cleaners needed GS4915 Overall BOM cost Low High Design Implementation Minimal FPGA programming Extensive FPGA programming to optimize loop parameters Output jitter 40ps Variable 240ps REMEMBER TO PICK THE BEST PART YOU CAN FIND FROM THE COMPETITOR WHEN COMPLETING THIS FORM! Only list the most important specifications/spec's that matter Green = good Green = bad 10 10