1 Designing for DVI General Applications Considerations.

Slides:



Advertisements
Similar presentations
Introduction to Silicon Protection Array Devices.
Advertisements

DESIGN CHALLENGES OF AN ADVANCED SPACEWIRE ASSEMBLY FOR HIGH SPEED INTER-UNIT DATA LINK Joachim Mueller, W.L. Gore&Associates
Practical Considerations for Digital Design
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Designing a EMC Compatible Electronic Meter using AD7755 a.
High Speed Analog Serialization EECS 713 Michael Blecha.
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
Professor Sung-Yeul Park
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Active Components Ron Logan Ramzi Sawires.
2004 SMMA1 EMI and EMC Aspects of a Brushless Repulsion Motor/Drive Presented by DynaMotors, Inc.
May 17, Platform Design Considerations Jim Choate Intel Corporation.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Battery Management Deep Dive Dallas – October 23-25, 2012 Design of Wireless Power Transmitters.
October 11, Platform Design Considerations Jim Choate Intel Corporation.
Layout Considerations of Non-Isolated Switching Mode Power Supply
Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices) Stephen Crump Audio.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
A look at “Common” mistakes
PROFIBUS wiring/installation can be done with:
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
A look at “Common” mistakes David Green Oklahoma State University
PCB Layout Introduction
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
RevGeo Multipurpose Puzzle Box Dan Chambers, Jeff King, Josh Marchi, Paul Rosenberger, ECE 477 Group 11.
10/7/2015© X2Y Attenuators, LLC1. Common Mode Filters Test comparisons, X2Y ® versus CM Chokes and PI Filters 10/7/2015© X2Y Attenuators, LLC2.
PCB Layout Introduction
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Team 2: Bluetooth Mass Storage Device By Ryan Weaver Preliminary PCB Layout and Design Narrative 1 Yucel ParsakYuri Kubo Scott PillowRyan Weaver.
BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
The HULK Luke Johnston Ethan Byler Dhruv Lamba Andy Robison.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
Physical Layer Issues and Methods Outline Physical Layer Ethernet Technology Physical Layer Encoding Final Exam Review - ??
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
EMC issues for cabling and racks layout design. (Belle II – Grounding) F.Arteche.
F. Arteche EMC: Electronics system integration for HEP experiments (Grounding & Shielding)
THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
EMC review for Belle II (Grounding & shielding plans) PXD system - July 2012 Dr. Fernando Arteche.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Single Phase Induction Motor Speed Control
ZTF Grounding or Yes, there are two paths you can go by
Beam Interlock System SPS CIBU Connection Review
High-Speed Serial Link Layout Recommendations –
How to debug PMP systems A guideline for Application Engineers
Meeting on Services and Power Supplies
HPS Motherboard Electronic Design
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
Motivation CPU performance doubles about every 18 months.
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Open book, open notes, bring a calculator
High-Speed Serial Link Layout Recommendations –
Overview of T1 detector T1 is composed by 2 arms
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
Tunnel hardware installation
Presentation transcript:

1 Designing for DVI General Applications Considerations

2 Design Issues to Consider Layout Recommendations Power supply considerations EMC considerations Layout Recommendations Power supply considerations EMC considerations

3 Layout Recommendations Route differential pairs together Avoid excessive or asymmetric vias

4 Layout Recommendations (contd) Series damping resistors on data, clock, control signal inputs to TX Reduces signal ringing, noise GPU

5 Layout Recommendations (contd) Four layer PCB -Solid ground plane Four layer PCB -Solid ground plane Common-Mode Current IC Signal GND IC Signal Lines Cut in GND or poor HF contact

6 GND Plane Return Current Signal Layout Considerations (contd) Return Current GND Plane High Emissions Trace Signal Low Emissions

7 Power Supply Considerations Voltage regulator on TX PVCC supply Switch-mode Power Supply PVCC, PVCC2 +5V +3.3V Switching Noise ~45-60KHz Switching noise can cause PLL jitter -VREG greatly reduces supply noise Switching noise can cause PLL jitter -VREG greatly reduces supply noise

8 EMC Considerations Even though PanelLink operates at over 1GHz, most emissions are still caused by parallel data Some high frequency emissions near 1GHz are possible, but are related to mechanical contact Even though PanelLink operates at over 1GHz, most emissions are still caused by parallel data Some high frequency emissions near 1GHz are possible, but are related to mechanical contact

9 EMC Considerations: Data Lines Damping resistors, short data path Minimize Length

10 EMC Considerations: Ground Contact Good, broad contact between connector shells and the I/O bracket Broad contact between the I/O bracket and the system chassis Good 360 o contact between connector shell and cable shield Good contact between motherboard GND and chassis Helps with high frequency emissions Broad contact Between connector And Bracket Good contact between Shield and connector Shell Solid contact between Bracket and chassis

11 EMC Considerations: Ground Contact The chassis is the common GND reference -Do not have floating grounds The chassis is the common GND reference -Do not have floating grounds PCB GND 2 Signal GND/RTN Monitor PCB GND Monitor PCB GND Shielding Host Chassis Host Chassis PCB GND 2 PCB GND 1 Cable Shield Display Chassis Display Chassis

12 Ground Contact: Example Cable Shield 360 Clamps or Connector Shells Main ChassisRemote Chassis PCB 1 PCB 3 Shielding PCB 2 Shielding Signal & GND (Return)

13 Summary Voltage regulator strongly recommended on TX PVCC Damping resistors on all parallel data lines -Improves signal integrity and EMI Solid ground plane Use chassis as common GND reference Voltage regulator strongly recommended on TX PVCC Damping resistors on all parallel data lines -Improves signal integrity and EMI Solid ground plane Use chassis as common GND reference

14 Conclusion PanelLink is very robust, but is still a high- speed gigabit serial link -Higher data rate than gigabit ethernet Reference schematics provided Silicon Image is the leader in experience and knowledge of this technology -Applications knowledge -Local and factory support -Production and testing PanelLink is very robust, but is still a high- speed gigabit serial link -Higher data rate than gigabit ethernet Reference schematics provided Silicon Image is the leader in experience and knowledge of this technology -Applications knowledge -Local and factory support -Production and testing