Xilinx Kintex7 SRAM-based FPGA

Slides:



Advertisements
Similar presentations
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Advertisements

Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs
Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
Scrubbing Approaches for Kintex-7 FPGAs
Discussion of: “Terrestrial-based Radiation Upsets: A Cautionary Tale” CprE 583 Tony Kuker 12/06/05.
Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez.
Using FPGAs in a Radiation Environment ATLAS CMS Electronics Workshop for LHC upgrades (ACES2014) March, 2014, CERN Michael Wirthlin Brigham Young.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
Complex Upset Mitigation Applied to a Re-Configurable Embedded Processor EEL 6935 Lu Hao Wenqian Wu.
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Trusted Design In FPGAs Steve Trimberger Xilinx Research Labs.
FAULT TOLERANCE IN FPGA BASED SPACE-BORNE COMPUTING SYSTEMS Niharika Chatla Vibhav Kundalia
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
FPGA Design Using the LEON3 Fault Tolerant Processor Core
Fault-Tolerant Softcore Processors Part I: Fault-Tolerant Instruction Memory Nathaniel Rollins Brigham Young University.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
Configurable System-on-Chip: Xilinx EDK
FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.
FT-UNSHADES2. H.G. Miranda, M.A. Aguirre, J. Barrientos, L. Sanz Electronic Engineering Dpt. School of Engineering. University of Sevilla (SPAIN) Sevilla,
®. ® Rad Hard Products for Satellites and Space ® QPRO for Avionics  Standard QPRO products immune to upsets in avionics environment.
Radiation Effects and Mitigation Strategies for modern FPGAs 10 th annual workshop for LHC and Future experiments Los Alamos National Laboratory, USA.
Rawad N. Al-Haddad, Carthik A. Sharma, Ronald F. DeMara University of Central Florida Performance Evaluation of Two Allocation Schemes for Combinatorial.
1 FLIPPER SEU Fault Injection in Xilinx FPGAs Monica Alderighi National Institute for Astrophysics, IASF Milano, Italy Computing.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.
1 Extending Atmel FPGA Flow Nikos Andrikos TEC-EDM, ESTEC, ESA, Netherlands DAUIN, Politecnico di Torino, Italy NPI Final Presentation 25 January 2013.
J. Christiansen, CERN - EP/MIC
Hardware Support for Trustworthy Systems Ted Huffmire ACACES 2012 Fiuggi, Italy.
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
MAPLD 2005/202 Pratt1 Improving FPGA Design Robustness with Partial TMR Brian Pratt 1,2 Michael Caffrey, Paul Graham 2 Eric Johnson, Keith Morgan, Michael.
1 The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage CPLDs Joseph Fabula Jason Moore Austin Lesea Saar Drimer MAPLD2004 This work has benefited.
LIP & ESA 18121/04/NL/CH MarsREC An integrated tool for Mars Radiation Environment Characterization and Effects 5º longitude.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
1 Advanced Digital Design Reconfigurable Logic by A. Steininger and M. Delvai Vienna University of Technology.
Using reconfigurable FPGAs in radioactive environments: challenges and possible solutions Massimo Violante Politecnico di Torino Dip. Automatica e Informatica.
In-Place Decomposition for Robustness in FPGA Ju-Yueh Lee, Zhe Feng, and Lei He Electrical Engineering Dept., UCLA Presented by Ju-Yueh Lee Address comments.
SEU Hardening Incorporating Extreme Low Power Bitcell Design (SHIELD)
A Novel, Highly SEU Tolerant Digital Circuit Design Approach By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
A Brief Introduction to FPGAs
Radiation Tolerance Studies using Fault Injection on the Readout Control FPGA Design of the ALICE TPC Detector Johan Alme Bergen University College, Norway.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
Chandrasekhar 1 MAPLD 2005/204 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan.
Fault-Tolerant Resynthesis for Dual-Output LUTs Roy Lee 1, Yu Hu 1, Rupak Majumdar 2, Lei He 1 and Minming Li 3 1 Electrical Engineering Dept., UCLA 2.
Ketil Røed University of Bergen - Department of Physics Ketil Røed MSc student, microelectronics University of Bergen Norway Irradiation tests of Altera.
Programmable Hardware: Hardware or Software?
Placement study at ESA Filomena Decuzzi David Merodio Codinachs
Heavy-Ion Micro-Beam and Simulation Study of a Flash-Based FPGA Microcontroller Implementation Carlos Urbina Ortega - TEC-EDD 08/03/2017.
IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-based FPGAs
Problems and solutions to the use of FPGA's in radiation zones
CFTP ( Configurable Fault Tolerant Processor )
Heavy-Ion Micro Beam and Simulation Study of a Flash-Based FPGA Microcontroller Implementation Carlos Urbina Ortega 07/03/2017.
MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.
Dip. Automatica e Informatica
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
ENG3050 Embedded Reconfigurable Computing Systems
FPGA: Real needs and limits
Radiation Tolerance of an Used in a Large Tracking Detector
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
M. Aguirre1, J. N. Tombs1, F. Muñoz1, V. Baena1, A. Torralba1, A
SEE Characterization of XC7K70T, Kintex Serie7 familly FPGA from Xilinx Hello everyone, I’m ELG, I’m here today to present you a SEE ch…, performed at.
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs
Upset Susceptibility and Design Mitigation of
Advancement on the Analysis and Mitigation of
Reprogrammable Flash-based FPGA on EUCLID mission
Hardware Assisted Fault Tolerance Using Reconfigurable Logic
Presentation transcript:

Xilinx Kintex7 SRAM-based FPGA 9th APRIL 2018 SpacE FPGA Users Workshop - SEFUW Analysis and Mitigation of Single Event Upsets in Configuration Memory of Xilinx Kintex7 SRAM-based FPGA Sarah Azimi, Luca Sterpone, Boyang Du David Merodio Codinachs Politecnico di Torino- CAD Group Dipartimento di Automatica e Informatica Torino- Italy

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Motivations SRAM-based FPGA High performance High device density (more configurable resources) High flexibility (partial reconfiguration etc.) SRAM cell holding configuration data is highly susceptible against SEU induced by charged particle Space Application Performance Mission critical: Reliability requirement Harsh Environment: charged particles When SRAM-based FPGA is to be deployed in space applications, it has to be verified regarding SEEs induced by radiation effects. Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Collaboration with ESA SEE analysis and mitigation techniques for programmable devices: Flash-based and SRAM-based SEU in configuration memory FPGA Xilinx Virtex5 Proton test in PSI Neutron test in ISIS and Los Alamos New opportunity with facility in CERN Ultra High Energy Heavy Ion Beam Xilinx Kintex 7 device Paper accepted in NSREC2018 SET in Flash-based FPGA Heavy Ion test in UCL A set of analysis and mitigation tools available VERI-Place, SETA, SET-PAR etc. Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Outline Introduction Background Radiation Experiment Experiment Results Conclusion and Future Works Boyang DU - SEFUW2018- Noordwijk- The Netherlands

SRAM-based FPGA Introduction Main concern: SEU in configuration memory 1 1 1 Configuration Memory Circuit design mapped on FPGA Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Background Traditional Solutions Redundancy based Xilinx TMR Tool Scrubbing “Periodically” rewrite / fix configuration memory Partial reconfiguration based Error detection Mitigate permanent fault Boyang DU - SEFUW2018- Noordwijk- The Netherlands

VERI-Place Tool Proposed Method: VERI-Place Tool Error rate prediction w.r.t. SEU in configuration memory Improve design reliability against SEU in configuration memory though Place and Route constraints No hardware overhead Easy to be integrated into standard design flow Boyang DU - SEFUW2018- Noordwijk- The Netherlands

VERI-Place Tool Proposed Method: VERI-Place Tool Error Rate Prediction FPGA Architecture Database VERI-Place Error Rate Prediction Custom Constraints Post-Layout Netlist Gate-Level Netlist HDL/High Level Design Synthesis Bitstream Place & Route BitGen Timing Database Design Constraints (Timing, Power etc.) Design Constraints (Timing, Power etc.) Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Radiation Experiment Ultra High Energy Heavy Ion Test beam in CERN First time open for third party radiation tests Xenon heavy ion beam energy level set to 40GeV/n effective LET ~3.7 MeV∙cm2/mg using FLUKA considering volume around 1µm3 Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Setup Hardware Kintex7 XC7K325T SRAM-Based FPGA 28nm technology ARM-based SoC Software Bubble sort using UART as output Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Setup Hardware Kintex7 XC7K325T SRAM-Based FPGA 28nm technology ARM-based SoC Version LUT [#] LUT [%] FF [#] FF [%] BRAM [#] BRAM [%] Plain_SoC 3,907 1.91% 1,189 0.29% 4 0.89% Plain_x50 195,074 95.72% 59,460 14.59% 200 44.94% XTMR_SoC 18,760 9.20% 9,057 2.22% 12 2.70% XTMR_x10 187,557 92.03% 90,572 22.22% 120 26.97% Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Test Setup (Hardware) Experiment Setup Kintex7 Zybo Zynq Processing System UART OUTPUT UART RST Program; Readback Program; Data Transfer USB USB PC Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Setup Test Flow Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Two Versions of the design Radiation Test Campaign Two Versions of the design Plain XTMR [XTMR-VP]: Based on XTMR version with VERI-Place mitigation tool applied. (Originally) 12 Hours Slot Some hours occupied by tests on Flash-based FPGA, due to low LET, no SET observed Real effective test hours 4~5 hours Plain: 136 runs; XTMR: 16 runs Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Results Error Rate Application Error: when a mismatch at the UART output comparing to golden data Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Results Error Rate Cross-Section Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Boyang DU - SEFUW2018- Noordwijk- The Netherlands Experiment Results Patterns Possibility of SEMU Single point/bit of failure -> Single area of failure Boyang DU - SEFUW2018- Noordwijk- The Netherlands

New radiation test results Conclusions & Future Work New radiation test results Ultra High Energy Heavy Ion Test beam in CERN Xilinx Kintex-7 SRAM-based FPGA ARM-based So(P)C VERI-Place error rate prediction VERI-Place mitigated version being planned Comparison with Virtex5 test results Boyang DU - SEFUW2018- Noordwijk- The Netherlands

Thank you very much for your attention! Q&A Boyang DU - SEFUW2018- Noordwijk- The Netherlands