FINITE STATE MACHINES.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

CS1104 – Computer Organization
Counters Discussion D8.3.
State-machine structure (Mealy)
Synchronous Sequential Logic
Computing Machinery Chapter 5: Sequential Circuits.
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
Sequential Logic Design with Flip-flops
Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Give qualifications of instructors: DAP
CSCE 211: Digital Logic Design
FINITE STATE MACHINES (FSMs) Dr. Konstantinos Tatas.
ECE 301 – Digital Electronics
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Circuit, State Diagram, State Table
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
FINITE STATE MACHINES (FSMs)
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
State Machine Design State Machine Design Digital Electronics
Week #7 Sequential Circuits (Part B)
Counters & Sequential Circuit Design
Introduction to Sequential Logic Design
Lecture 13 State Machines / ROMs
FIGURE 5.1 Block diagram of sequential circuit
CSCE 211: Digital Logic Design
ECE 301 – Digital Electronics
CSE 140 MT 2 Review By Daniel Knapp.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
CSCE 211: Digital Logic Design
FINITE STATE MACHINES (FSMs)
Princess Sumaya University
CENG 241 Digital Design 1 Lecture 11
Digital Design Fundamentals
CSCE 211: Digital Logic Design
CSE 140L Discussion Finite State Machines.
CSCE 211: Digital Logic Design
ECE 3130 – Digital Electronics and Design
Analysis of Synchronous Sequential Circuits
Recap D flip-flop based counter Flip-flop transition table
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Analysis of Synchronous Sequential Circuits
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Lecture No. 32 Sequential Logic.
DESIGN OF SEQUENTIAL CIRCUITS
EGC 442 Introduction to Computer Architecture
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CSCE 211: Digital Logic Design
A B x y A+ B+ z 1 Q X Y Q(t+1) S 1.
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

FINITE STATE MACHINES

State machine block diagram State memory: Set of n flip-flops that hold the state of the machine (up to 2^n distinct states) Next state logic: Combinational circuit that determines the next state as a function of the current state and the input Output logic: Combinational circuit that determines the output as a function of the current state and the input

Analysis of state machines with D flip-flops Determine the next state and output functions Use the functions to create a state/output table that specifies every possible next state and output for any combination of current state and input

EXAMPLE

Next state equations and state table for example y 1 A+=Ax+Bx B+=A΄x Y=(A+B)x΄  

A+=Ax+Bx B+=A΄x Y=(A+B)x΄ A B x y 1

State diagram A state diagram represents the states as circles and the transitions between them as arrows annotated with inputs and outputs  

Example

Sequential circuit design methodology From the description of the functionality or the state/timing diagram find the state table Encode the states if the state table contains letters Find the necessary number of flip-flops Select flip/flop type From the state table, find the excitation tables and output tables Using Karnaugh maps find the flip-flop input logic expressions Draw the circuit logic diagram

Example: Design the sequential circuit of the following state diagram

State table A B x A+ B+ DA DB JA KA JB KB   1      

Karnaugh maps for combinational circuit

Circuit logic diagram

Example: counter