Logic Design LAB 7 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

Slides:

Advertisements

Similar presentations

Chapter3: Gate-Level Minimization Part 2

Advertisements

Logic Circuits Design presented by Amr Al-Awamry

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Prof. Sin-Min Lee Department of Computer Science

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.

ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.

Lecture 4 More Examples of Karnaugh Map. Logic Reduction Using Karnaugh Map Create an Equivalent Karnaugh Map Each circle must be around a power of two.

Multiplexers Lecture L6.4 Section 6.4.

1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

Multiplexer as a Universal Function Generator

Technical Question Technical Question

Rise and rise again until lambs become lions 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives

6.4 Factoring and Solving Polynomial Equations. Factoring Sum or Difference of Cubes If you have as sum or difference of cubes such as a 3 +b 3 or a 3.

Boolean Algebra and Logic Simplification

ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

Rise and rise again until lambs become lions 授課老師：伍紹勳課程助教：邱麟凱、江長庭.

ECE 3130 – Digital Electronics and Design

Combinational Logic By Taweesak Reungpeerakul

Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.

BR 1/991 Two ways to think about logic signals Fixed logic convention –High voltage always means 1, TRUE, Asserted –Low voltage always means 0, FALSE,

Rise and rise again until lambs become lions 授課老師：伍紹勳課程助教：邱麟凱、江長庭有情助教：蔡東倫.

Digital Electronics Lecture 6 Combinational Logic Circuit Design.

Karnaugh Maps Ellen Spertus MCS 111 September 2, 2003.

LAB FINAL PROBLEMS 4.2 & 4.3 SHANNON MATUSZNY. LAB FINAL Objective : Verify that reducing Boolean expressions is reliable in creating the same results.

1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

Solving Equations Quiz 1 1A3 Please have a go at this and look over your algebra notes. Please use BBC Bitesize to research other algebra exercises.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 2. NAND and XOR Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 7. 8-to-1 Multiplexer Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.

Table of Contents Ellipse - Definition and Equations Consider two fixed points in the plane, F 1 and F 2, which we shall call foci... Select a point in.

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.

Combinational Circuits Part 1

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES

Homework Reading Machine Projects Labs

Digital Fundamentals Floyd Chapter 5 Tenth Edition

11.2 Arithmetic Sequences.

Prof. Sin-Min Lee Department of Computer Science

Lab02 :Logic Gate Fundamentals:

Combinational Logic Circuits

Digital Logic Design 1st Exam Solution

Lecture 9 Logistics Last lecture Today HW3 due Wednesday

Hire Toyota Innova in Delhi for Outstation Tour

Digital Fundamentals Floyd Chapter 5 Tenth Edition

Instructor: Alexander Stoytchev

Instructor: Alexander Stoytchev

FIGURE 4.1 Block diagram of combinational circuit

Transistors to Gates Transistors to Gates Gateway To Technology

Equation Review Given in class 10/4/13.

Instructor: Alexander Stoytchev

Digital Fundamentals Floyd Chapter 5 Tenth Edition

a + 2 = 6 What does this represent? 2 a

Instructor: Alexander Stoytchev

Digital Fundamentals Floyd Chapter 5 Tenth Edition

Digital Fundamentals Floyd Chapter 5 Tenth Edition

Digital Fundamentals Floyd Chapter 5 Tenth Edition

Chapter 5 Combinational Logic Analysis

Structure diagrams for lab 13

Equation Review.

Digital Fundamentals Floyd Chapter 5 Tenth Edition

Combinational Logic Circuit

Dept. of Electrical and Computer Eng., NCTU

Presentation transcript:

Logic Design LAB 7 授課老師：伍紹勳課程助教：邱麟凱、江長庭

Multiplexer Outline Requirement 8 to 1 multiplexer LS74151 8 to 1 multiplexer Lab

Requirement IC：74151 x 1、7404 x 1、7408 x 2、LED x 1、Switch x 1、220Ω電阻 x 8

8 to 1 multiplexer

LS74151 8 to 1 multiplexer

Lab Implement How to convert Y to F ?

Lab Inspect equations and we can find that Draw K-map to reduce F! F has sum of 9 products Y has sum of 8 products Draw K-map to reduce F! If we reduce F to less or equal than 8 SOP, then we can use Y to represent F

Lab Example Reduce And we can get

Lab Reduce again And we can get

Lab Please use other reduce method to do this lab LS 74151