L7s Multiple Output example

Slides:



Advertisements
Similar presentations
L15 – Specification of State Machines
Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
STATE DIAGRAM AND STATE TABLES
L7 – Derivation of State Graphs and Tables – Moore Machines.
Analysis of Clocked Sequential Circuits
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.
DISCUSSION CSE 140L 3 rd November 2010 Vikram Murali.
ECE 331 – Digital System Design
Overview Sequential Circuit Design Specification Formulation
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L3 CodesCopyright Joanne DeGroat, ECE, OSU1 Codes.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
L5 – Sequential Circuit Design
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
1 COMP541 State Machines Montek Singh Feb 8, 2012.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
Lecture 18 More Moore/Mealy machines.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
L16 – VHDL for State Machines with binary encoding.
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
1 Recap lecture 21 Example of Moore machine, Mealy machine, Examples, complementing machine, Incrementing machine.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
Project 1.  Two parts Implement a 3 bit Gray Code Counter Implement a 4-to-1 muxtiplexer  Can be done on Altera (Quartis) or Xilinx 8/22/2012 – ECE.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
State Diagrams Tuesday, 12 September State diagram Graphical representation of a state table. –Provides the same information as a state table. –A.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
MicroBaby ALU.
2/2/09 - L15 Presentation Guidelines Copyright Joanne DeGroat, ECE, OSU1 Presentation Guidelines.
State Machine Design with an HDL
L5 – Sequential Circuit Design
CS 352 Introduction to Logic Design
Lab. on Finite State Machine
COMP541 Sequential Logic – 2: Finite State Machines
Copyright Joanne DeGroat, ECE, OSU
Behavioral modeling of a dual ported register set.
KU College of Engineering Elec 204: Digital Systems Design
CSE 140L Discussion Finite State Machines.
ECE 3130 – Digital Electronics and Design
Copyright Joanne DeGroat, ECE, OSU
Finite State Machines Experiment 4 Introduction
L10 – additional State Machine examples
Incrementing and Decrementing
KU College of Engineering Elec 204: Digital Systems Design
EE2174: Digital Logic and Lab
L25 – Datapath ALU.
ECB2212-Digital Electronics Codes
State Machine Design with an HDL
Design Specification Document
Step 2 in behavioral modeling. Use of procedures.
L11 – Midterm Review.
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
Behavioral modeling of a dual ported register set.
L11 – State Machine Analysis
L4 – An overview of Quartis
Step 3 in behavioral modeling. Use of packages.
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Copyright Joanne DeGroat, ECE, OSU
Beyond the ALU and Datapath. Sequential Machine Modeling exercise.
Presentation transcript:

L7s Multiple Output example

The Problem (from text Unit 14) Problem Statement Will do for Mealy and Moore One input X, two outputs Z1 and Z2 Z1 = 1 occurs every time 010 is last 3 on input, provided 100 has never occurred Z2 = 1 every time 100 is last 3 on input 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Choose a starting state (Mealy) This is the state after a reset. The slides will show the progression (developed on the board – now slides) 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Now add states transition from S0 When in S0 what happens when a 1 is input or a 0 is input? 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S1 What happens on input of 0 – stay in S1 What happens on input of 1 – transition to new state S2. 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S3 Input of 1 – stay in S3 Input of 0 – now have 10 of possible 100 seq 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S2 Input 1 – have 11 as last two -1st 1 of 100 – transition to S3 Input 0 – have completed 010 and have 10 as last two inputs, S4 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S4 Input 1 – have 01 as last 2 inputs – go to S2 Input 0 – have 100 as last 3 and sequence 100 – go to new state S5 and sequence 010 can not be recognized again 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S5 Input 0 – Have 00 as last two – not start of 100 Input 1 – Have possible start of 100 – transition to S6 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S6 Input 0 – have 10 of 100 – go to S7 Input 1 – Stay in S6 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S7 Input 0 – Now have 100 and output a 1 – go to S5 Input 1 – Have a 1st 1 and could be start of 100 – go to S6 Done 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Moore Machine implementation The Moore Machine implementation It adds 2 more states and is left to the student to work this through. Remember that the output is associated with the state, not a combination of the state and input as in a Mealy Machine. 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU State S0 Have a starting state S0 and its meaning Remember – a Moore machine Note output designation on State symbol 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S0 0 input – have the start of 010 1 input – have the start of 100 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S1 0 input – last 2 are 00 – stay in S1 1 input – last 2 are 01 – transition to state S2 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S3 0 input – have 10 as last 2 – go to S4 1 input – have 11 as last 2 – stay in S3 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S2 0 input – Have 010 as last 3 – 10 as last 2 – go to state S5 which has Z1=1 as its output 1 input – go to S3 as 11 are last 2 inputs 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S4 0 input – 100 has been detected – new state S6 where 010 can not be detected output Z2=1 1 input – last 3 are 101, i.e., last 2 are 01 – go to S2 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S5 – 010 detected 0 input – 100 are last 3 – go to S6 1 input – 101 are last 3, 01 last 2 – go to S2 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S6 S6 have detected 100 and output Z2 = 1 0 input – new state S7 – means a 0 input 1 input – new state S8 – means a 1 received 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S7 – have a 0 0 input – Stay in S7 1 input – transition to S8 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In S8 – have xx01 0 input – now have 10 – go to new state S9 1 input – stay in S8 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Copyright 2012 - Joanne DeGroat, ECE, OSU In state S9 0 input – have seen 100 as last 3 – back to S6 1 input – have 1st 1 of 100 – back to S8 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU

Have seen contrast of Mealy/Moore Worked the development of a Mealy and Moore machine for the same specification Mealy – 8 states Moore – 10 states Machine has property that once certain conditions are met – a group of states can never be reached again. This type of machine is hard to test given the property of observeablilty. 9/2/2012 – ECE 3561 Lect 7 Copyright 2012 - Joanne DeGroat, ECE, OSU