74LS245: 3-State Octal Bus Transceiver

Slides:

Advertisements

Similar presentations

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Advertisements

Dorian’s TS1 Systemes Electroniques students CONCEPTION OF A DIGITAL TO ANALOG CONVERSION BOARD Objective : To conceive a Digital to Analog conversion.

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.

Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi

Autonomous Rugged Maze Navigating Robot Andy Darter Luke Kaufman BS Computer Engineering Candidates 4/27/2013 Senior Design II.

Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.

Logic Families Introduction.

ECE 447 Fall 2009 Lecture 6: TI MSP430 IO Interfacing.

ECE 447: Lecture 6 Input/Output Interfacing LEDs, Button Switches & Port Multiplexing.

Chapter 3 DC and Parametric Measurements. © 2000 R. J. Fink n Continuity – Purpose of Continuity Testing n ATE to Test Head connection.

Math – Getting Information from the Graph of a Function 1.

Chapter 11 Logic Gate Circuitry.

3. Logic Gate 3.1 Introduction static, fully complementary CMOS psudo-nMOS, domino logic 3.2 Combinational Logic Functions combinational logic ---- specification.

Linear Regulator Fundamentals

I/O STANDARDS & DESIGN Muthukumar Nagarajan 02/29/08.

Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Port architecture.

CSE Fall Introduction - 1 What’s Inside the Buffer? IhIh IlIl Write Reg This device always “drives” either high or low. Current is a function.

Validation of EIAJ IMIC Models Raj Raghuram Applied Simulation Technology IBIS Summit Dec. 7, 1998.

Electrical Characteristics of IC’s Part 2

Topic 1 Topic 1 Objectives Topic 2 Topic 2 Topic 3 Topic 3 Topic 4 Topic 4Menu.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Digital Logic Inverter Clasificacion de Circuitos y frecuencia maxima.

Washington State University

8255 Programmable Peripheral Interface

The UPS Team 5.

Resistor Transistor Logic - RTL

ECE 353 Introduction to Microprocessor Systems

Present P1 in Lab - Next Week 10 Minutes/Team

Computer Architecture: Intro Beginnings, cont.

256K x 16 bit Super Low Power and Low Voltage Full CMOS RAM

ADVANCED 8-PIN LOAD-SHARE CONTROLLER UCC39002 UCC29002 UCC29002/1

Diode Transistor Logic – DTL

Chapter 06 Logic Gate Circuitry.

Lecture 2 VLSI Testing Process and Equipment

Safety Standards & Block-Block Interface Definitions

Presentation 3 – Team 6 Brian Gallert Detailed Block Design

For further information

CPU1 Block Specifications

Digital Design Jeff Kautzer Univ Wis Milw.

ELECTRICAL Signaling and Power Distribution Andrew M

Basic Analog DFM Basic Digital DFM

What’s Inside the Buffer?

Project Block Diagram Transmitter Receiver × 2 Input Device Protection

Lecture 6: TI MSP430 IO Interfacing

Logic Families Logic Family : A collection of different IC’s that have similar circuit characteristics The circuit design of the basic gate of each logic.

Transistor Transistor Logic – TTL (74xx and 54xx series chips)

(74LS47)BCD-to-Seven Decoder and 7 Segment Display

Digital Logic Families

Lesson 9: Digital Input-Output Signal Interfacing

CMOS circuits and Logic families

Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.

ENEE 303 7th Discussion.

Ultra Sonic Range Finder

Data Distribution Board

Michael McGrath Simple DC Motor Michael McGrath

Chapter – 2 Logic Families.

Jon Markley (814) Octal Bus Transceiver Jon Markley (814)

第四章 80386的存贮器和输入/输出接口作业：P335 5,7,13,17,21,25,36,37,41,44,45,46,48,52,65 21:46.

PHASE SEQUENCE CHECKER

Electrical Characteristics Practice Problems 1

74LS283 4-Bit Binary Adder with Fast Carry

Chris Farrar Hex Inverter – 7404, 74LS04, and 7405

Lecture #18 OUTLINE Reading Continue small signal analysis

Noise Margin Definition

Chap. 8 Integrated-Circuit Logic Families

Electrical Calculations

Advanced Computer Architecture Lecture 7

Lecture 1: Logic Gates & Analog Behavior of Digital Systems

Presentation transcript:

74LS245: 3-State Octal Bus Transceiver jac373@psu.edu Jesse A. Coddington Bi – Directional bus transceiver in a 20-pin package

Switching Characteristics Vol max voltage when output low 0.5 V Voh max voltage when output high 2.7V Vil max in voltage recognized as low 0.8 V Vih max in voltage recognized as high 2.0 V Iol max sink current when output low 24 mA Ioh max source current when output high -15 mA Iil max source current at input low 20 uA Iih max sink current at input high -0.2 mA Switching Characteristics low-to-high output high-to-low output 12 – 16 ns 12 – 17 ns enable time to low enable time to high 40 – 45 ns disable time to low disable time to high 25 ns Absolute Maximum Values Vcc 7V DIR or G A or B 5.5V