Tallinn Technical University

Slides:



Advertisements
Similar presentations
MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz
Advertisements

Introduction to Sequential Circuits
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Technical University Tallinn, ESTONIA DESIGN FOR TESTABILITY Raimund Ubar
Modern VLSI Design 2e: Chapter 8 Copyright  1998 Prentice Hall PTR Topics n High-level synthesis. n Architectures for low power. n Testability and architecture.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Nitin Yogi and Vishwani D. Agrawal Auburn University Auburn, AL 36849
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.
Sequential Logic Design
Design for Testability Theory and Practice Lecture 11: BIST
Basic Register A register is a sequential component that can store multiple bits.
Sequential Logic Design
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Comparison of LFSR and CA for BIST
Ugur Kalay, Marek Perkowski, Douglas Hall Universally Testable AND-EXOR Networks Portland State University Speaker: Alan Mishchenko.
Technical University Tallinn, ESTONIA Overview: Testability Evaluation Outline Quality Policy of Electronic Design Tradeoffs of Design for Testability.
Design for Testability
TOPIC - BIST architectures I
TOPIC : Introduction to BIST and types of BIST
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
Department of Computer Engineering Tallinn University of Technology Estonia 8 th European Workshop on Microelectronics Education – EWME‘2010 Darmstadt,
State Machines.
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar Tallinn Technical University D&T Laboratory Estonia Hierarchical.
An Improved Algorithm to Accelerate Regular Expression Evaluation Author: Michela Becchi, Patrick Crowley Publisher: 3rd ACM/IEEE Symposium on Architecture.
CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )
Technical University Tallinn, ESTONIA 1 Faults in Circuits and Fault Diagnosis 0110 T FaultF 5 located Fault table Test experiment Test generation.
Pseudo-Random Pattern Generator Design for Column ‑ Matching BIST Petr Fišer Czech Technical University Dept. of Computer Science and Engineering.
Presenter: Jyun-Yan Li Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors Antonis Paschalis Department of.
Tallinn University of Technology Founded as engineering college in 1918, TTU acquired university status in TTU has about 9000 students and 1209 employees,
Annual Review Meeting Lviv, Ukraine, February 14-15, 2003 REASON (IST ) First Annual Report Workpackage 03 Raimund Ubar Tallinn Technical University.
TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
Technical University Tallinn, ESTONIA Introduction: The Problem is Money? Cost of testing Quality Cost of quality Cost Cost of the fault 100% 0% Optimum.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
Computer Organization & Programming Chapter 5 Synchronous Components.
DDECS Stara Lesna, Slovakia, April 20, 2004 Tallinn Technical University D&T Education & Training in Europe What are the Main Challenges? Some thoughts.
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar Tallinn Technical University D&T Laboratory Estonia Hierarchical.
Finite state machines Modelling FSM in VHDL. Types of automata (FSM) A sequential automaton has: –Inputs –States (a finite number of states) –Outputs.
Technical University Tallinn, ESTONIA 1 Raimund Ubar Tallinn Technical University Estonia Stockholm, May 19, 2003 Testing.
Mixed-Mode BIST Based on Column Matching Petr Fišer.
2. Sissejuhatus teooriasse
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.
TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
Technical University Tallinn, ESTONIA 1 Raimund Ubar TTÜ Tallinn, 21. mai 2003 Kuidas tagada kvaliteeti üha keerukamates.
TOPIC : CBIST, CEBS UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar Tallinn Technical University D&T Laboratory Estonia Hierarchical.
Technical University Tallinn, ESTONIA 1 Raimund Ubar TTÜ Tallinn, 21. mai 2003 Hästitestitavad ja isetestivad digitaalsüsteemid.
Fast and Efficient Static Compaction of Test Sequences Based on Greedy Algorithms Jaan Raik, Artur Jutman, Raimund Ubar Tallinn Technical University, Estonia.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
Partner Progress Report Tallinn Technical University
Tallinn Technical University
VLSI Testing Lecture 14: Built-In Self-Test
Simple Processor Control Unit
State Reduction and State Assignment
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Hierarchical Approaches to Test Generation and Fault Simulation
قوانين برگزاري مناقصات و آيين نامه مالي و معاملاتي دانشگاه علوم پزشكي و خدمات بهداشتي ،درماني تهران
Lecture No. 32 Sequential Logic.
Instructor: Alexander Stoytchev
Aiman H. El-Maleh Sadiq M. Sait Syed Z. Shazli
Mixed-Mode BIST Based on Column Matching
Finite state machines Modelling FSM in VHDL.
Line Graphs.
Presentation transcript:

Tallinn Technical University MIXDES, Sczcecin, June 26, 2004 SEQUENTIAL CIRCUITS BIST WITH STATUS BIT CONTROL J.Raik, E.Orasson, Raimund Ubar Tallinn Technical University Estonia raiub@pld.ttu.ee www.ttu.ee/ˇraiub/

Mixed Pseudorandom Deterministic BIST A mixed pseudorandom-deterministic technique for BIST of sequential circuits is proposed Pseudorandom TPG Signature analyzer

Mixed Pseudorandom Deterministic BIST The main idea is to force during pseudorandom testing the FSM to traverse all the branches in the state transition graph This is implemented by deterministically controlling the status bits and feeding pseudorandom data to the primary inputs of the circuit

Experimental Data

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.