1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro”

Slides:



Advertisements
Similar presentations
The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
TOF at 10ps with SiGe BJT Amplifiers
Time over Threshold Electronics for Neutrino Telescopy George Bourlis + multiplicity.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
12/Dec/2012SBS-Meeting1 of 24 Status of the Front Tracker GEM and INFN Electronics 2013 – Feb – 20 SBS Weekly Meeting GEM Assembling SRS – INFN Electronics.
Status of Detector Prototype (for Hawaii meeting at Big Island) August 24, 2002 Yee Bob Hsiung For Koji Ueno, Yuri Velikzhanin Yanan Guo and Eddie Huang.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
Time over Threshold Electronics for Neutrino Telescopes
PMT Readout and Floor Triggering Charge estimation using the times over the thresholds Event Building and Triggering + multiplicity George Bourlis.
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
DOM MB Test Results at LBNL Main Board Readiness Status Review LBNL, July 2003 Azriel Goldschmidt.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
Update on works with SiPMs at Pisa Matteo Morrocchi.
SiPM Readout ASIC LAPP Contribution JM Dubois, N. Fouque, R. Hermel, G. Lamanna, F. Mehrez, J.L. Panazol, J. Prast, S. Rosier.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
ELEC I.G.A.I.JAYAWEERA PS/2014/134. Intro ducti on What is an Operational Amplifier?
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
STATUS OF SPIROC measurement
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
EMC front-end Electronics
Fabio, Francesco, Francesco and Nicola INFN and University Bari
KLOE II Inner Tracker FEE
ETD PID meeting We had many presentations dedicated to the PM test .
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
ECAL front-end electronic status
M. Brigida, F. de Palma, C. Favuzzi, P. Fusco, F. Gargano, N
Results achieved so far to improve the RPC rate capability
CTA-LST meeting February 2015
Analog FE circuitry simulation
Feedback No feedback : Open loop (used in comparators)
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
EMC front-end Electronics
Hellenic Open University
EMC Electronics and Trigger Review and Trigger Plan
Christophe Beigbeder PID meeting
Status of the Front Tracker GEM
Front-end electronic system for large area photomultipliers readout
Hellenic Open University
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Christophe Beigbeder/ ETD PID meeting
Conceptual design of TOF and beam test results
Status of n-XYTER read-out chain at GSI
SiPM Readout ASIC LAPP Contribution
PID electronics for FDIRC (Focusing Detector of Internally Reflected Cherenkov light) and FTOF (Forward Time of Flight) Christophe Beigbeder and Dominique.
BESIII EMC electronics
Status of the CARIOCA project
Particle ID Diagnostics in the MICE Beamline
Identify the equipment such as detector, electronics modules and NIM bin. Note down detector type, size, operating voltage.
RPC Front End Electronics
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
Presented by T. Suomijärvi
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro” A Front-End electronics board for single photo-electron timing and charge measurement from MaPMT G. De Robertis1, P. Fusco1,2, F. Gargano1, F. Giordano1,2, R. Liuzzi1, F. Loddo1, F. Loparco1,2, M.N. Mazziotta1, V. Rizzi1 1INFN Sez. Bari, 2Università degli Studi di Bari “A. Moro” A Front End (FE) electronics board has been designed and implemented to test the H8500 PMTs at the INFN Bari Laboratory, with a CAEN VME based DAQ. These sensors have been selected for the SuperB PID detector. The Picture shows the FE equipped to a H8500 PMT The basic design consists of a current sensitive preamplifier, whose output is fed both into a differential output driver to send the amplified analog signal to the CAEN charge ADC module and into a fast ECL discriminator for precise time tagging. The power supply has been chosen to provide 5V, for a total power consumption of 300 mW/ch.

Pulsing the FE with step voltage, the performance of the electronics as a function of the input charge in terms of timing resolution has been studied. The overall gain is 500 (Fig.9 a). 1 p.e. 1 p.e. Fig.9 a) Charge calibration with voltage steps differentiated over 1pF capacitance; b) Time jitter versus the charge injected Concerning the timing, the threshold crossing effect for low signal worsens the resolution. An off-line Charge-Time calibration has been then applied, showing that, setting the threshold at 0.2 p.e., the designed FE allows to obtain a minimum resolution of 60 ps for > 3-4 p.e. injected, and of about 90 ps for the single p.e. (Fig. 9 b).