Computer System Structures

Slides:



Advertisements
Similar presentations
Secure Operating Systems Lesson 2: OS Fundamentals.
Advertisements

Memory Protection: Kernel and User Address Spaces  Background  Address binding  How memory protection is achieved.
Chapter 15 Address Translation Chien-Chung Shen CIS, UD
Memory Management Questions answered in this lecture: How do processes share memory? What is static relocation? What is dynamic relocation? What is segmentation?
Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.
Chapter 6 Limited Direct Execution
CMPT 300: Operating Systems I Dr. Mohamed Hefeeda
Architectural Support for OS March 29, 2000 Instructor: Gary Kimura Slides courtesy of Hank Levy.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
OS Spring’03 Introduction Operating Systems Spring 2003.
Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.
OS Spring’04 Introduction Operating Systems Spring 2004.
November 1, 2004Introduction to Computer Security ©2004 Matt Bishop Slide #29-1 Chapter 33: Virtual Machines Virtual Machine Structure Virtual Machine.
Chapter 1: IntroductionDhamdhere: Operating Systems— A Concept-Based Approach Slide No: 1 Copyright ©2005 Overview of Operating Systems Chapters 1 and.
Chapter 2 The OS, the Computer, and User Programs Copyright © 2008.
I/O Tanenbaum, ch. 5 p. 329 – 427 Silberschatz, ch. 13 p
Cpr E 308 Input/Output Recall: OS must abstract out all the details of specific I/O devices Today –Block and Character Devices –Hardware Issues – Programmed.
Contact Information Office: 225 Neville Hall Office Hours: Monday and Wednesday 12:00-1:00 and by appointment.
Operating Systems ECE344 Ashvin Goel ECE University of Toronto OS-Related Hardware.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Operating Systems Lecture November 2015© Copyright Virtual University of Pakistan 2 Agenda for Today Review of previous lecture Hardware (I/O, memory,
The Mach System Abraham Silberschatz, Peter Baer Galvin, Greg Gagne Presentation By: Agnimitra Roy.
Chapter 2 Introduction to OS Chien-Chung Shen CIS, UD
Interrupt driven I/O. MIPS RISC Exception Mechanism The processor operates in The processor operates in user mode user mode kernel mode kernel mode Access.
1.4 Hardware Review. CPU  Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.
Operating Systems Engineering Based on MIT (2012, lec3) Recitation 2: OS Organization.
Concurrency, Processes, and System calls Benefits and issues of concurrency The basic concept of process System calls.
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Logical & Physical Address Nihal Güngör. Logical Address In simplest terms, an address generated by the CPU is known as a logical address. Logical addresses.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage.
1 Chapter 2: Operating-System Structures Services Interface provided to users & programmers –System calls (programmer access) –User level access to system.
1.1 Silberschatz, Galvin and Gagne ©2013 Operating System Concepts – 9 th Edition Chapter 1: Introduction What Operating Systems Do √ Computer-System Organization.
Chapter 15 Address Translation Chien-Chung Shen CIS/UD
Introduction to Operating Systems Concepts
MODERN OPERATING SYSTEMS Third Edition ANDREW S
Operating Systems Lecture 2.
Applied Operating System Concepts
Limited Direct Execution
Chapter 1: Introduction
Memory Management Paging (continued) Segmentation
Operating Systems CMPSC 473
MIPS I/O and Interrupt.
Outline Paging Swapping and demand paging Virtual memory.
Chapter 1: Introduction
CS490 Windows Internals Quiz 2 09/27/2013.
Computer System Structures
x86 segmentation, page tables, and interrupts
MIPS I/O and Interrupt.
OS Virtualization.
Chapter 1: Intro (excerpt)
Page Replacement.
Memory Management Paging (continued) Segmentation
Computer-System Architecture
CGS 3763 Operating Systems Concepts Spring 2013
CGS 3763 Operating Systems Concepts Spring 2013
Memory Management Tasks
Operating Systems Lecture 2.
Architectural Support for OS
Virtual Memory Overcoming main memory size limitation
Operating Systems Lecture 3.
CSE 451: Operating Systems Autumn 2003 Lecture 2 Architectural Support for Operating Systems Hank Levy 596 Allen Center 1.
CSE 451: Operating Systems Autumn 2001 Lecture 2 Architectural Support for Operating Systems Brian Bershad 310 Sieg Hall 1.
Computer System Overview
Operating Systems: A Modern Perspective, Chapter 3
CSE 451: Operating Systems Winter 2003 Lecture 2 Architectural Support for Operating Systems Hank Levy 412 Sieg Hall 1.
Architectural Support for OS
CSE 471 Autumn 1998 Virtual memory
Lecture 13 Harvard architecture Coccone OS demonstrator
Memory Management Paging (continued) Segmentation
Chapter 1: Introduction CSS503 Systems Programming
Presentation transcript:

Computer System Structures System Operation Protecting Processes from each other Instruction protection Address space protection Interrupt protection Textbook Silberschatz, Chapter 2

Process Protection Goal: Run multiple applications in such a way that they are protected from one another Keep User Programs from Crashing OS Keep User Programs from Crashing each other Keep Parts of OS from crashing other parts. Some of the required mechanisms: Dual Mode Operation - provides Instruction protection Address Translation - provides Address space protection Interrupt Protection - protects interrupts from other interrupts

Instruction protection Dual mode provides protection for instructions distinguishing instructions for User and Kernel modes.

Address Space, Address Translation A group of memory addresses used by something (process, module,…) Each program (process) and kernel has potentially different address spaces. Address Translation: Translate from Virtual Addresses (emitted by CPU) into Physical Addresses (of memory) Mapping often performed in Hardware by Memory Management Unit (MMU)

Address space protection Simple Policy: Programs are not allowed to read/write memory of other Programs or of Operating System  The mechanism of the change of the mapping also should be protected.

Interrupt protection Mechanisms: Interrupt deferring interrupts levels interrupt masking interrupt disabling When the interrupt happens the hardware Disables all other interrupts to protect this interrupt from the new coming ones. RTI reenables interrupts on hardware level (inside the instruction), returns to user mode if the interrupt is enabled in the handling routine then the routine could be interrupted.  The mechanism of the interrupt control also should be protected (special instructions in kernel mode).